The following diagram illustrates the signal timing of the parallel interface when Acknowledge is issued after busy.
B-4 Interface Specifications
