ENDPOINT 0 - 8/8 B (CONTROL)
ENDPOINT 1 - 1 B (INTERRUPT)
HUB | CONTROL | LOGIC |
|
|
|
|
|
| |
|
|
|
|
| SERIAL INTERFACE ENGINE | ||||
|
|
|
|
| |||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
CPU BUS
REGISTERS |
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| FRAME COUNTER | |
|
|
|
| |||
EMBEDDED DEVICE CONTROL LOGIC |
|
|
| |||
|
|
|
|
| ||
|
|
|
|
| ||
|
|
| 12MHz | |||
|
|
|
|
| ||
|
|
|
|
|
|
|
ENDPOINT 0 - 8/8 (CONTROL)
ENDPOINT 1/2 - 8 B (TRANSMIT ONLY, INTERRUPT/BULK)
HUB REPEATER
USBCLK (FROM CGM) 48MHz
TRANSCEIVER |
|
|
|
|
|
|
|
| D0+ | |
|
|
|
| ROOR PORT | ||||||
|
|
|
|
| ||||||
|
|
|
|
|
|
|
|
|
| D0– |
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
| D1+ |
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
| : |
|
|
|
|
|
| DOWNSTREAM PORTS | D4+ | |||
TRANSCEIVER |
|
|
|
| D1– | |||||
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
| : |
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
| D4– |
REGULATOR 
3.3V OUT
Figure 9-1. USB Block Diagram
9.4 I/O Register Description of the HUB function
The USB hub function provides a set of control/status registers and sixteen data registers that provide storage for the buffering of data between the USB hub function and the CPU. These registers are shown in Table
Advance Information | MC68HC(7)08KH12 — Rev. 1.1 |
|
|
116 | Freescale Semiconductor |
