Watch Timer Mode Register Wmod | Samsung KS57C2308 specification

KS57C2308/P2308/C2316/P2316	TIMERS and TIMER/COUNTERS

WATCH TIMER MODE REGISTER (WMOD)

The watch timer mode register WMOD is used to select specific watch timer operations. It is 8-bit write-only addressable. An exception is WMOD bit 3 (the XTIN input level control bit) which is 1-bit read-only addressable.

A RESET automatically sets WMOD.3 to the current input level of the subsystem clock, XTIN (high, if logic one; low, if logic zero), and all other WMOD bits to logic zero.

F88H	WMOD.3	WMOD.2	WMOD.1	WMOD.0

F89H	WMOD.7	"0"	WMOD.5	WMOD.4

In summary, WMOD settings control the following watch timer functions:

— Watch timer clock selection							(WMOD.0)
— Watch timer speed control							(WMOD.1)
—		Enable/disable watch timer					(WMOD.2)
— XTIN input level control							(WMOD.3)
—		Buzzer frequency selection					(WMOD.4 and WMOD.5)
—		Enable/disable buzzer output					(WMOD.7)
				Table 11-8. Watch Timer Mode Register (WMOD) Organization

		Bit Name	Values				Function	Address

		WMOD.7		0			Disable buzzer (BUZ) signal output	F89H

				1			Enable buzzer (BUZ) signal output

		WMOD.6		0			Always logic zero

		WMOD.5–.4	0		0		2 kHz buzzer (BUZ) signal output

			0		1		4 kHz buzzer (BUZ) signal output

			1		0		8 kHz buzzer (BUZ) signal output

			1		1		16 kHz buzzer (BUZ) signal output

		WMOD.3		0			Input level to XTIN pin is lo; 1-bit read only	F88H
				1			Input level to XTIN pin is high; 1-bit read only
		WMOD.2		0			Disable watch timer; clear frequency dividing circuits

				1			Enable watch timer

		WMOD.1		0			Normal mode; sets IRQW to 0.5 seconds

				1			High-speed mode; sets IRQW to 3.91 ms

		WMOD.0		0			Select the system clock (fxx/128) as the watch timer clock (fw)

				1			Select subsystem clock as watch timer clock (fw)

NOTE: System clock frequency (fxx) is assumed to be 4.19 MHz; subsystem clock (fxt) is assumed to be 32.768 kHz.

11-25

Image 247

Samsung KS57C2308 manual Watch Timer Mode Register Wmod

Contents

Overview Product Overview Watch Timer PinsBit Basic Timer Bit Timer/Counter Block Diagram KS57C2308 INT2 INT4INT0 INT1 Test Test signal input must be connected to V SS PIN Circuit Diagrams Pin Circuit Type E P4, P5 Vector Addresses Address SpacesOverview General-Purpose Program Memory PC9 PC8 PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 GENERAL-PURPOSE Memory AreasVector Address Area EMB ERB + Programming TIP Defining Vectored Interrupts Instruction Reference Area + Programming TIP Using the REF Look-Up Table Data Memory RAM Working Registers Memory Banks 0, 1,F80H-FFFH Data Memory Addressing Modes RMCL0 @HL,A Incs + Programming TIP Clearing Data Memory Banks 0Ramclr SMB RMCL1 @HL,A Incs SMB Working Register Map Working Registers Paired Working Registers Working Register Banks Special-Purpose Working Registers Incs WX,EA YZ,EA POP + Programming TIP Selecting the Working Register AreaINT0 Push SRB + Programming TIP Initializing the Stack Pointer Stack Pointer SPSP3 SP2 SP1 SP7 SP6 SP5 SP4 Interrupt Routines Push OperationsPush Instructions Call Instructions Iret Instructions POP OperationsPOP Instructions RET and Sret Instructions BSC Register Organization Name Address Bit MSB LSB FB0H IS1 IS0 EMB ERB FB1H SC2 SC1 SC0 Program Counter PC Interrupt Status Flags IS0, IS1 Interrupt Status Flag Bit SettingsIS1 IS0 EMB Flag EMB + Programming TIP Using the EMB Flag to Select Memory Banks HL,EA ERB Flag ERB Carry Flag C Skip Condition Flags SC2, SC1, SC0Valid Carry Flag Manipulation Instructions Operation Type ADC EA,HL HL,#0AAHBand Address Spaces Addressing Modes RAM Address Structure EMB and ERB Initialization Values Reset Bitr EMB+ Programming TIP Initializing the EMB and ERB Flags EMB = Enable Memory Bank SettingsEMB-Independent Addressing Select Memory Bank SMB Instruction Select Bank Register SB BIT Addressing Direct and Indirect AddressingBank Mapping Bit Indirect Addressing Bdata EQU 8EH SMB @HL@WL Adata EQU Sret Decs Comp RET Bdata EQUHL,#BDATA WX,#ADATA Comp @WL Cpse @HL SMB HL,#BDATA WX,#ADATA Trans @WL Bit Indirect Addressing ExampleHL,#BDATA WX,#ADATA Trans @WL Xchd @HL Bdata EQU 8EH SMB EA,P4 EA,P4SMB ADATA,EA BDATA,EA SMB HL,#ADATA EA,@HL HL,#ADATA EA,@HL MAP for Hardware Registers Memory MAP I/O Map for Memory Bank Addressing Mode Register Bit Fbch INT C IET0 IRQT0 FB7H ScmodFB8H INT a IE4 IRQ4 IEB Irqb Fbah INT B IEW Irqw Register Descriptions Register Description Format Read/Write Bit Addressing Basic Timer Restart Bit Bmod Basic Timer Mode RegisterBit Identifier FD0H Clmod Clock Output Mode RegisterClock Source and Frequency Selection Control Bits Fbeh IE0, 1, IRQ0, 1 INT0, 1 Interrupt Enable/Request FlagsIE1 IRQ1 IE0 IRQ0 Fbfh IE2, IRQ2 INT2 Interrupt Enable/Request FlagsIE2 IRQ2 IE4 IRQ4 IEB Irqb IE4, IRQ4 INT4 Interrupt Enable/Request FlagsIEB, Irqb Intb Interrupt Enable/Request Flags FB8H IES Irqs IES, Irqs Ints Interrupt Enable/Request FlagsInts Interrupt Enable Flag Fbdh IET0 IRQT0 IET0, IRQT0 INTT0 Interrupt Enable/Request FlagsINTT0 Interrupt Enable Flag Fbch IEW Irqw IEW, Irqw Intw Interrupt Enable/Request FlagsIntw Interrupt Enable Flag Fbah External Interrupt Mode Control Bits IMOD0 External Interrupt 0 INT0 Mode RegisterFB4H External Interrupt 1 Edge Detection Control Bit IMOD1 External Interrupt 1 INT1 Mode RegisterFB5H IMOD1.0 External Interrupt 2 Edge Detection Selection Bit IMOD2 External Interrupt 2 INT2 Mode RegisterFB6H IMOD2.2 IMOD2.1 IMOD2.0 IME Interrupt Master Enable BitIPR Interrupt Priority Register FB2H Read/Write Bit Addressing LCD Bias Selection Bit LCD Clock Output Disable/Enable BitLcon LCD Output Control Register F8EH Duty and Bias Selection for LCD Display Lmod LCD Mode RegisterF8DH, F8CH LCD Clock Lcdck Frequency Selection Bits CPU Clock Frequency Selection Bits Pcon Power Control RegisterRead/Write Bit Addressing CPU Operating Mode Control Bits FB3H FE9H, FE8H PMG1 Port I/O Mode Flags Group 1 Port 3 FEDH, Fech PMG2 Port I/O Mode Flags Group 2 Port 2, 4, 5,PM7 PM5 PM4 PM2 FD7H, FD6H PNE N-Channel Open-Drain Mode Register FB1H, FB0H PSW Program Status WordSC2-SC0 SC1 IS1 IS0 EMB ERB FDDH, Fdch Pumod Pull-Up Resistor Mode RegisterPUR7 PUR6 PUR5 PUR4 PUR3 PUR2 PUR1 PUR0 FB7H Scmod System Clock Mode Control Register1Bit FE1H, FE0H Smod Serial I/O Mode Register Clear Counter and Resume Counting Control Bit TMOD0 Timer/Counter 0 Mode Register F91H, F90HTimer/Counter 0 Input Clock Selection Bits Enable/Disable Timer/Counter 0 Bit Bit3 TOE Timer Output Enable Flag RegisterTimer/Counter 0 Output Enable Flag TOE0 Wdtcf Wdflag Watchdog Timer Counter Clear Flag RegisterWatchdog Timer Counter Clear Flag F9AH 5AH Wdmod Watchdog Timer Mode Register F99H, F98HWatchdog Timer Enable/Disable Control Wdmod Wmod Watch Timer Mode Register F89H, F88H SAM47 Instruction SET Instruction SET Features Instruction Reference Area Bitr EMB Reducing Instruction Redundancy Instructions Which Have Skip Conditions Flexible Bit ManipulationInstructions Which Affect the Carry Flag ADC A,@HL ADC and SBC Instruction Skip ConditionsSBC A,@HL Instruction Operand Notation Symbol Definition Symbols and Conventions Data Type SymbolsRegister Identifiers Full Register Name @HL @WX @WL Opcode DefinitionsOpcode Definitions Direct Register Opcode Definitions Indirect Register HIGH-LEVEL Summary EA,RR IdleStop Cpse DA,A XCHEA,DA Xchi @HL SBC @HL COMADC @HL ADS Bitr Btstz Binary Code Summary SCF RCF CCF First Byte Condition PC13-8 ← SP + 1 SP Ra,#im Ra ← im RR,#imm RR ← imm EA,RR EA ← EA or RR EA,RR EA ← EA and RREA,RR EA ← EA XOR RR ← a + HL + C Skip if C = FB0H-FBFH FF0H-FFFH Second Byte Bit Addresses LDB Instruction Descriptions Operand Binary Code Operation Notation ADC Add With CarryADC Operation Operand Operation Summary Bytes Cycles #8H ← 8H JPS YYY ADS Add And Skip On OverflowADS ADS EA,HL EA ← 0C3H + 12H = 0D5H Logical Band C,P1.@L Band Bit LogicalBand SMB Band Band @H+FLAG Flag EQU Bitr P2.0 Bitr Bit ResetBitr FF1H-FF9H Incs BP2 BP2 Bitr Bits Bits Bit SetBits P2.0 BP2 Bits BOR BOR Bit Logical or BOR @H+FLAG LABEL3 Btsf Bit Test and Skip on FalseBtsf LABEL2 RET Incs BP2 BP2 Btsf Btst Btst Bit Test and Skip on True BP2 Btst Btstz Btstz Bit Test and Skip on True Clear BitBP2 Btstz Bits @H+FLAG Btstz @H+FLAG Bxor Bxor Bit Exclusive orRCF Bxor C,P1.0 Bxor @H+FLAG Call Operation Call Call ProcedureOperand Operation Summary Bytes Cycles 0FFH 0FEH EMB, ERB 0FDH 0FCH 0FBH 0FAH Calls Call Procedure ShortCalls Operation Calls Play CCF CCF Complement Carry Flag COM COM Complement AccumulatorCOM a Cpse Cpse Compare and Skip if EqualCpse EA,HL RET Call PLAY1 Decs Decrement and Skip on BorrowDecs Decs HL DI Disable Interrupts EI Enable Interrupts Idle Idle Idle OperationIdle NOP Incs Incs Increment and Skip on CarryIncs @HL SC2 SC1 SC0 Iret Return From InterruptIret IS1 IS0 EMB ERB Jump to direct address 14 bits JP JumpJP Operation ADR14 Jump direct in page 12 bits JPS Jump ShortJPS Operation ADR12 JR Jump Relative Very Short JPS YYY XXX LD JR KKJPS AAA BBB CCC DDD EA,WX ADS WX,EA LD Load Description Operand Binary Code Operation Notation Instruction Operation Description and Guidelines Examples Instruction Operation Description and Guidelines LDB LDB Load Bit LDB @H+FLAG,C FlagLDB @H+FLAG Flag EQU 20H.3 RCF Display LDC LDC Load Code ByteLDC Call Display JPS Main ORG ORG 01FDH Display LD01FFH LDC LDD Operation LDD Load Data Memory and Decrement LDI Operation LDI Load Data Memory and IncrementHL,#2FH LDI @HL NOP NOP No OperationStop NOP Or EA,@HL Or Logical or POP POP Pop From StackPOP HL Push Push Push Onto StackPush HL RCF RCF Reset Carry Flag Operation REF Reference InstructionOperand Operation Summary Bytes Cycles Memc Reference code BBB EA,#FFH CCC Call SUB1 DDD SUB2 BBB EA,#FFH CCC Tcall SUB1 DDD TJP SUB2AAA LD TJP SUB2 ORG Opcode Symbol InstructionHL,#0FH Tcall SUB1 RET RET Return From SubroutinePSW ← EMB,ERB RRC RRC Rotate Accumulator Right Through CarryRRC a RCF SBC EA,HL SBC Subtract With CarrySBC SCF SBC EA,HL #8H SCF SBS EA,HL SBS SubtractSBS RCF SBS EA,HL SCF SCF Set Carry Flag Format Binary Code Operation Notation SMB Select Memory BankSMB Addresses Register Areas Bank SRB Select Register Bank ERB Setting SRB Settings Selected Register BankSRB Sret Sret Return From Subroutine and Skip Stop Stop Stop Operation VENTn Vent Load EMB, ERB, and Vector Address VENTn Example The instruction sequence XCH XCH Exchange a or EA with Nibble or ByteXCH EA,@HL Xchd Operation Xchd Exchange and DecrementYYY Xchd @HL YYY Xchi @HL Xchi Exchange and IncrementXchi Operation HL,#2FH XOR XOR Logical Exclusive orXOR EA,HL SAM47 Instruction SET Oscillator Circuits Interrupts Power-Down Page CPU Clock Notation Oscillator Circuits Clock Control Registers Using a Subsystem Clock STO Clock Circuit Diagram Subsystem Oscillator Circuits Main System Oscillator Circuits SCMOD.0 = Power Control Register PconPcon Bit Settings Resulting CPU Operating Mode PCON.1 PCON.0 PCON,A + Programming TIP Setting the CPU ClockInstruction Cycle Times Fx Oscillation Fxt Oscillation System Clock Mode Register ScmodFB7H SCMOD.3 SCMOD.2 SCMOD.0 Scmod SCMOD.3 SCMOD.2 SCMOD.0 Oscillator CIRCUITSKS57C2308/P2308/C2316/P2316 KS57C2308/P2308/C2316/P2316OSCILLATOR Circuits Switching the CPU Clock Elapsed Machine Cycles During CPU Clock Switch Clock Source Frequency Clock Output Mode Register ClmodResult of CLMOD.3 Setting CLMOD.1 CLMOD.0 Clock Output Circuit Clock Output Procedure PMG2,EA + Programming TIP CPU Clock Output to the CLO PinCLMOD,A INTB, INTT0, Ints Interrupt Types and Corresponding Port Pins Interrupt NameInterrupts INT0, INT1, INT4 Multiple Interrupts Power-Down Mode ReleaseVectored Interrupts Software-Generated Interrupts Interrupt Execution Flowchart Interrupt Control Circuit Diagram Two-Level Interrupt Handling Multiple Interrupts Multi-Level Interrupt Handling Interrupt Priority Register IPR Standard Interrupt Priorities Default PriorityInterrupt Priority Register Settings Result of IPR Bit Setting IMOD1 IMOD1.0 IMOD0 IMOD0.3 IMOD0.1 IMOD0.0 IRQ0 IRQ1 Edge IMOD1 External INTERRUPT0 and INTERRUPT1 Mode RegistersINT0 Noise Filter Edge Clock Selector INT1 IMOD0 FB6H IMOD2.2 IMOD2.1 IMOD2.0 External Interrupt 2 Mode Register IMOD2IMOD2 Register Bit Settings Effect of IMOD2 Settings Circuit Diagram for INT2 and KS0-KS7 Pins IME IPR.2 IPR.1 IPR.0 Interrupt Flags Interrupt Request Flags IRQx Intb Btstz Irqb + Programming TIP Enabling the Intb and INT4 InterruptsIret INT4 Bitr IRQ4 POWER-DOWN CPU Stop Idle Timing When Idle Mode is Released by Reset Idle Mode Timing Diagrams Timing When Stop Mode is Released by Reset Stop Mode Timing Diagrams SMB Bitr Irqw IRQ2 Bits IEW IE2 CLKS1 Call Watdis Keyclk Call MA2SUBP2,EA IMOD2,A Port PIN Configuration for POWER-DOWN SEG0-SEG23 Recommended Connections for Unused PinsP3.1/LCDSY P3.0/LCDCK POWER-DOWN Timing for Oscillation Stabilization After Reset Clocks Hardware Register Values After ResetProgram Status Word PSW Data Memory RAM LCD Driver/Controller Basic TimerTimer/Counters 0 Watchdog Timer KS57C2308/P2308/C2316/P2316 10 I/O Ports Port Mode FlagsPull-Up Resistor Mode Register Pumod Channel Open-Drain Mode Register PNE P6,EA PULL-UP Resistor Mode Register Pumod Port Mode Flags PM FlagsPumod ID PIN Addressing for Output Port Channel OPEN-DRAIN Mode Register PNELMOD.7 and LMOD.6 Setting for Port 8 Output Control LCD Output Segments Bit Output Pins 1FBH SEG27 SEG24SEG25 1FAH SEG26 Port 0 Circuit Diagram Port 0 Circuit Diagram IMOD0 IMOD1 Port 1 Circuit Diagram Port 2 Circuit Diagram Port 2 Circuit Diagram Port 3 and 6 Circuit Diagram Port 3 and 6 Circuit Diagram Port 4 and 5 Circuit Diagram Port 4 and 5 Circuit Diagram Port 7 Circuit Diagram Port 7 Circuit Diagram 10-12 KS57C2308/P2308/C2316/P2316 Timers and TIMER/COUNTERS Watchdog Timer Function Interval Timer FunctionOscillation Stabilization Interval Control Wdtcf Basic Timer Register Overview Type Description SizeAddressing Reset Name Mode RAM BMOD.3 Basic Timer Mode Register BmodBasic Timer Mode Register Bmod Organization Basic Timer Input Clock Interval Time Basic Timer Operation Sequence Basic Timer Counter Bcnt + Programming TIP Using the Basic Timer Bmod Watchdog Timer Mode Register WdmodWatchdog Timer Counter Wdcnt Watchdog Timer Counter Clear Flag Wdtcf Reset Bits EMB SMB + Programming TIP Using the Watchdog TimerBMOD,A Main Bits Wdtcf TC0 Function Summary BIT TIMER/COUNTER 0 TC0 TC0 Component Summary TC0 Register Overview Type Description Size TC0 Circuit Diagram Enable Timer/Counter TC0 ENABLE/DISABLE ProcedureDisable Timer/Counter TC0 Operation Sequence TC0 Programmable TIMER/COUNTER Function TCL0 Edge Detection TMOD0 Settings for TCL0 Edge DetectionTC0 Event Counter Function TMOD0.5 TMOD0.4 Bits TOE0 + Programming TIP TC0 Signal Output to the TCLO0 PinTC0 Clock Frequency Output TREF0,EA EA,#4CH TMOD0,EA TC0 Serial I/O Clock Generation TC0 External Input Signal DividerTREF0,EA EA,#0CH TMOD0,EA TC0 Mode Register TMOD0 + Programming TIP Restarting TC0 Counting Operation TMOD0.6, TMOD0.5, and TMOD0.4 Bit SettingsTMOD0.6 TMOD0.5 TMOD0.4 Resulting Counter Source and Clock Frequency TC0 Counter Register TCNT0 TC0 Timing Diagram TC0 Output Latch TOL0 TC0 Output Enable Flag TOE0TC0 Reference Register TREF0 MSB LSB TREF0,EA + Programming TIP Setting a TC0 Timer Interval Real-Time and Watch-Time Measurement Using a System or Subsystem Clock SourceClock Source Generation for LCD Controller Check Subsystem Clock Level Feature Timing Tests in High-Speed ModeBuzzer Output Frequency Generator Watch Timer Circuit Diagram Watch Timer Mode Register Wmod WMOD,EA Bits IEW + Programming TIP Using the Watch TimerClock Btstz Irqw Data BUS LCD Controller Driver LCD CONTROLLER/DRIVER LCD Circuit Diagram LCD Circuit Diagram LCD RAM Address Area P8.0-P8.7 LCON.0 and LMOD.3 Bit SettingsLCD Control Register Lcon LCON.0 LMOD.3 COM0-COM3 SEG0-SEG31 LMOD.5 LMOD.4 LCD Mode Register LmodLMOD.3 LMOD.2 LMOD.1 LMOD.0 LCD Voltage Dividing Resistors LCD Power Supply Static Mode BiasLCD Drive Voltage GND Voltage Dividing Resistor Circuit Diagrams LCD Common Signal Waveform Static Common COM Signals LCD Common Signal Waveform at 1/2 Bias 1/2, 1/3 Duty LCD Common Signal Waveform at 1/3 Bias 1/3, 1/4 Duty Select No-select Segment SEG SignalsSelect/No-Select Signals for LCD Static Display Mode SEG Select Non-select Select/No-Select Signals for LCD 1/2 Bias Display Mode 10. Select/No-select Bias Signals in 1/3 Bias Display Mode Select/No-Select Signals for LCD 1/3 Bias Display Mode COM0 SEG11 SEG12 VLC0 VSS +VLCD 0 Vlcd 11. LCD Signal Waveforms in Static Mode 12. LCD Connection Example in Static Mode COM0 COM1 SEG9 13. LCD Signal Waveforms at 1/2 Duty, 1/2 Bias 14. LCD Connection Example at 1/2 Duty, 1/2 Bias COM0 COM1 COM2 SEG12 15. LCD Signal Waveforms at 1/3 Duty, 1/2 Bias 16. LCD Connection Example at 1/3 Duty, 1/2 Bias 17. LCD Signal Waveforms at 1/3 Duty, 1/3 Bias 18. LCD Connection Example at 1/3 Duty, 1/3 Bias COM0 COM1 COM2 COM3 SEG13 19. LCD Signal Waveforms at 1/4 Duty, 1/3 Bias 20. LCD Connection Example at 1/4 Duty, 1/3 Bias 12-24 Serial I/O Operation Sequence Serial I/O Interface Serial I/O Interface Circuit Diagram SMOD.2 Serial I/O Mode Register SmodSMOD.0 SMOD.1 SIO Timing in Transmit/Receive Mode Serial I/O Timing Diagrams SBUF,EA EA,#4FH SMOD,EA Serial I/O Buffer Register SbufSBUF,EA EA,#0EEH SMOD,EA Bitr EMB EA,TDATA Bits SMOD.3 SBUF,EA EA,#8FH SMOD,EABits IES Ints Push XCH EA,SBUF High Speed SIO Transmission SBUF,EA EA,#0FH SMOD,EA 13-8 Miscellaneous Timing Waveforms Standard Electrical CharacteristicsStop Mode Characteristics and Timing Waveforms Electrical Data Absolute Maximum Ratings Parameter Symbol Conditions Rating UnitsD.C. Electrical Characteristics Parameter Symbol Conditions Min Typ Max Units Output low Stop mode DD = 5 V ± 10% CPU = fx/4, Scmod = 0100B D.C. Electrical Characteristics Concluded Main System Clock Oscillator Characteristics Parameter Symbol Condition Min Typ Max Units Subsystem Clock Oscillator CharacteristicsInput/Output Capacitance Input Width A.C. Electrical Characteristics Released by Reset 17/fx Time Released by interrupt Parameter Symbol Conditions Min Typ Max Unit Timing Waveforms A.C. Timing Measurement Points Except for XIN and Xtin TCL0 Timing 10. Serial Data Transfer Timing Mechanical Data QFP-1420C Package Dimensions 15-2 16 KS57P2308/P2316 OTP KS57P2308/KS57P2316 REG Operating Mode CharacteristicsTest 16-4 16-5 KS57P2308/P2316 OTPKS57C2308/P2308/C2316/P2316 16-7 16-8 16-9 16-10 Timing Waveforms 16-12 16-13 11. Serial Data Transfer Timing 12. OTP Programming Algorithm KS57P2308/P2316 OTP KS57C2308/P2308/C2316/P2316 16-16 HEX2ROM ShineSama Assembler SASM57 Smds Product Configuration SMDS2+ 17-2 TB572308A/16A Target Board SMDS2/SMDS2+ Xtal MDS Idle LED XTIStop LED DIP Pin Connectors for TB572308A/16A KS57 Series Mask ROM Order Form Page Order Quantity and Delivery Schedule KS57 Series Request for Production AT Customer RiskRisk Order Information Customer Risk Order AgreementPage Customer Checksum Company Name Signature Engineer KS57C2308 Mask Option Selection FormAttachment Check one PromPage KS57C2316 Mask Option Selection Form KS57 Series OTP Factory Writing Order Form 1/2 + What is the purpose of this order?Page If so, how much will you be ordering? PCS KS57P2308 OTP Factory Writing Order Form 2/2Device Number + Are you going to continue ordering this device?Page KS57P2316 OTP Factory Writing Order Form 2/2