6 |
Functional Description
Table 6-2. Multiplexing Sequence of the MX Function
| MXDO |
| MXDI | ||
(From MCPN750A) | (From TMCPN710 & | ||||
|
|
|
|
|
|
TIME SLOT |
| SIGNAL NAME | TIME SLOT |
| SIGNAL NAME |
|
|
|
|
|
|
0 |
| RTS3 | 0 |
| CTS3 |
|
|
|
|
|
|
1 |
| DTR3 | 1 |
| DSR3 |
|
|
|
|
|
|
2 |
| RTS1 | 2 |
| DCD3 |
|
|
|
|
|
|
3 |
| RTS2 | 3 |
| CTS1 |
|
|
|
|
|
|
4 |
| RTS4 | 4 |
| RI3 |
|
|
|
|
|
|
5 |
| DTR4 | 5 |
| CTS4 |
|
|
|
|
|
|
6 |
| Reserved | 6 |
| DSR4 |
|
|
|
|
|
|
7 |
| Reserved | 7 |
| DCD4 |
|
|
|
|
|
|
8 |
| Reserved | 8 |
| CTS2 |
|
|
|
|
|
|
9 |
| DTR1 | 9 |
| RI4 |
|
|
|
|
|
|
10 |
| DTR2 | 10 |
| RI1 |
|
|
|
|
|
|
11 |
| Reserved | 11 |
| DSR1 |
|
|
|
|
|
|
12 |
| Reserved | 12 |
| DCD1 |
|
|
|
|
|
|
13 |
| Reserved | 13 |
| RI2 |
|
|
|
|
|
|
14 |
| Reserved | 14 |
| DSR2 |
|
|
|
|
|
|
15 |
| Reserved | 15 |
| DCD2 |
|
|
|
|
|
|
The MX function is implemented using PALs and some discrete devices. MXSYNC# is clocked out using the falling edge of MXCLK, and MXDO by using the rising edge of the MXCLK. MXDI is sampled at the rising edge of MXCLK (the transition module synchronizes MXDI with MXCLK’s rising edge). The timing relationships among MXCLK, MXSYNC#, MXDO, and MXDI are illustrated by the following figure:
Computer Group Literature Center Web Site |
