Manuals / Motorola / Computer Equipment / Laptop

Motorola IH5 manual 23. TM-PIMC-0001 PMC I/O Module 1 PIM1 - Host I/O, Connector Pin Assignments

Models: IH5 MCPN750A

1 186

Download 186 pages 32 Kb

Page 161

Table 7-23. TM-PIMC-0001 PMC I/O Module 1 (PIM1) - Host I/O

TM-PIMC-0001 Transition Module

TM-PIMC-0001 Transition Module PMC I/O Connectors (J10, J20, and J14/J24)

There are two pairs of 64-pin SMT connectors on the TM-PIMC-0001 to provide an interface for two optional plug-in PMC I/O modules (PIMs). Each module has an identical PMC I/O connector (J14 and J24) and a unique host I/O connector (J10 for PIM1 and J20 for PIM2). The pin assignments are as follows:

Table 7-23. TM-PIMC-0001 PMC I/O Module 1 (PIM1) - Host I/O

Connector Pin Assignments

		J10
1				2
1	IN1_DCD		+12V	2
3				4
3	IN1_RXD		IN1_TXD	4
5				6
5	+5V		IN1_DTR	6
7				8
7	IN1_DSR		IN1_RTS	8
9				10
9	IN1_CTS		+3.3V	10
11				12
11	IN1_RI		IN2_DCD	12
13				14
13	GND		IN2_RXD	14
15				16
15	IN2_TXD		IN2_DTR	16
17				18
17	IN2_DSR		GND	18
19				20
19	IN2_RTS		IN2_CTS	20
21				22
21	+5V		IN2_RI	22
23				24
23	Reserved		Reserved	24
25				26
25	Reserved		+3.3V	26
27				28
27	Reserved		Reserved	28
29				30
29	GND		Reserved	30
31				32
31	Reserved		Reserved	32
33				34
33	Reserved		GND	34
35				36
35	Reserved		Reserved	36
37				38
37	+5V		Reserved	38
39				40
39	Reserved		Reserved	40
41				42
41	Reserved		+3.3V	42

7

http://www.motorola.com/computer/literature

7-33

Image 161

Motorola IH5, MCPN750A manual 23. TM-PIMC-0001 PMC I/O Module 1 PIM1 - Host I/O, Connector Pin Assignments

Contents

MCPN750A CompactPCI Single Board Computer Installation and UseMCPN750A/IH5 September 2001 EditionPrinted in the United States of America Copyright 2001 Motorola, Inc All Rights ReservedUse Caution When Exposing or Handling a CRT Safety SummaryGround the Instrument Do Not Operate in an Explosive AtmosphereFlammability Lithium Battery CautionEMI Caution instructionsCE Notice European Community Limited and Restricted Rights Legend About This Manual ContentsCHAPTER 1 Hardware Preparation and Installation CHAPTER 3 PPCBug CHAPTER 2 Startup and OperationCHAPTER 6 Functional Description CHAPTER 4 CNFG and ENV CommandsCHAPTER 5 Remote Start Via the PCI Bus CHAPTER 7 Connector Pin Assignments APPENDIX A SpecificationsAPPENDIX B Related DocumentationPage List of Figures Page List of Tables Table 7-25. PMC I/O Modules 1 and 2 PIM1 and PIM2 Currently, the boards are provided in the following configurations About This ManualSummary of Changes Overview of ContentsDate ChangesComments and Suggestions bold Conventions Used in This ManualEnter, Return or CR CTRLBlock Diagram Hardware Preparation and InstallationIntroduction Product DescriptionDebug Connector Figure 1-1. MCPN750A Baseboard Block Diagram33MHz 32/64-bit PCI Local Bus 33MHz 32/64-bit CompactPCI BusTable 1-1. Startup Overview Overview of Start-up ProcedureGetting Started Table 1-1. Startup Overview Continued Equipment RequiredUnpacking Instructions ESD PrecautionsMCPN750A Baseboard Preparation Hardware ConfigurationPreparation Preparation Flash Bank Selection J7Stand-Alone Operating Mode J8 2703 LEDsFuses,Connectors,Headers,MCPN750AFigure 1-2.Switches System Considerations TMCPN710 Transition Module Preparation Hardware Preparation and Installation Figure 1-3. TMCPN710 Connector and Header Locations1-12 Computer Group Literature Center Web SiteSerial Ports 1 and MCPN750A Figure 1-4. MCPN750A/TMCPN710 Serial Ports 1 andRJ45 TMCPN710Figure 1-5. TMCPN710 Serial Ports 3 and COM3 and COM4 Asynchronous Serial PortsMCPN750A TMCPN710TM-PIMC-0001 Transition Module Preparation 2694 Connector and Header LocationsFigure 1-6. TM-PIMC-0001 COM1 and COM2 Asynchronous Serial Ports MCPN750 Figure 1-7. MCPN750A/TM-PIMC-0001 Serial Ports 1 andTM-PIMC-0001 RJ45COM3 and COM4 Asynchronous Serial Ports Figure 1-8. TM-PIMC-0001 Serial Ports 3 andThe signals for COM3 and COM4 serial ports are routed to 10-pin headers on the TM-PIMC-0001 Transition Module J12 and J13. These headers function as I/O connectors for the MCPN750A and are permanently configured as DTE. Figure 1-8 depicts this configuration Installing PMC Modules on the MCPN750A SBC Hardware InstallationFigure 1-9. PMC Module Placement on MCPN750A 5. Remove the PMC filler from the front panel of the MCPN750A Installing the MCPN750A Baseboard Hardware Installation Installing PIMs on the TM-PIMC-0001 Transition Module Installing a TMCPN710 or TM-PIMC-0001 Transition ModuleFigure 1-10. Installing a PIM on the TM-PIMC-0001 Transition Module Installing the Transition Module in the Chassis Dangerous voltages, capable of causing death, are present in Hardware Preparation and Installation Figure 1-11. TMCPN710 or TM-PIMC-0001/MCPN750A Mating Configuration1-30 Computer Group Literature Center Web SiteCurrent Available to PMCs & Transition Modules MCPN750A Module Power RequirementsVoltage Computer Group Literature Center Web Site Hardware Preparation and Installation1-32 Introduction Applying PowerStartup and Operation STARTUP SYSTEM INITIALIZATION CONSOLE DETECTION RUN SELFTESTS Figure 2-1. PPCBug System StartupIF ENABLED AUTOBOOT IF ENABLED OPERATING SYSTEM Table 2-1. Processor Default View of the Memory Map Default Processor Memory MapMemory Maps Processor Memory MapPCI Local Bus Memory Map Table 2-1. Processor Default View of the Memory Map ContinuedAddress Decoding with the CompactPCI Memory MapSystem Clock Generator L2 CachePPC Bus Arbitration PCI Host Bridgesupported. The Raven supports PowerPC processor external bus frequencies up to 66 MHz and PCI frequencies up to 33 MHz. The Raven is connected to the processor data parity signals to provide processor data bus parity generation and checking Interrupt Handling PCI ArbitrationISA DMA Channels Sources of ResetTable 2-2. Classes of Reset and Effectiveness Undervoltage Reset Power-On ResetFront Panel Push Button Reset CompactPCI Reset RST#Software Resets Endian IssuesReset Source Identification Processor/Memory DomainPCI and Ethernet Role of the Raven ASICPCI Domain Computer Group Literature Center Web Site Startup and Operation2-14 PPCBug Basics PPCBugPPCBug Overview Breakpoint and tracing capabilities PPCBug Implementation MPU, Hardware, and Firmware InitializationMemory Requirements 7. Calculate the external bus clock speed of the MPU Using PPCBug Debugger Commands Table 3-1. Debugger Commands Description Table 3-1. Debugger Commands ContinuedCommand Description Table 3-1. Debugger Commands ContinuedCommand Table 3-1. Debugger Commands Continued Diagnostic TestsTable 3-2. Diagnostic Test Groups MCPN750A, unless SCSI or Video PMCs are installed Notes You may enter command names in either uppercase or lowercaseTest Sets marked with an asterisk * are not available on the PPCBugOverview CNFG and ENV CommandsCNFG - Configure Board Information Block ENV - Set Environment Configuring the PPCBug ParametersNetwork PReP-Boot Mode Enable Y/N = N? Auto-Initialize of NVRAM Header Enable Y/N = Y?SCSI Bus Reset on Debugger Startup Y/N = N? Primary SCSI Bus Negotiations Type A/S/N = A?NVRAM Bootlist GEV.fw-boot-path Boot at power-up only Y/N = N? NVRAM Bootlist GEV.fw-boot-path Boot Enable Y/N = N?NVRAM Bootlist GEV.fw-boot-path Boot Abort Delay = 5? Auto Boot Enable Y/N = N?Default = $00 ROM Boot at power-up only Y/N = Y? ROM Boot Enable Y/N = N?ROM Boot Abort Delay = 5? ROM Boot Direct Starting Address = FFF00000?If you use the NIOT debugger command, these parameters need The default Starting Address is $00000000 Note This parameter above also applies to enabling ECC for DRAM seconds Firmware Command Buffer ‘NULL’ terminates entry? LO, TA, VEIntroduction Remote Start Via the PCI BusOverview A command data and result field. This field provides the data, if any, needed by the command and provides the response from PPCBug upon command completion. The meaning of the bits in this field are specific to each command opcode register description continues Command/response Register DescriptionBits 9 to 15 7 bit command option field. Each command specifies the particular meaning of each of the command option bits. Option bits which are unused are considered reserved and should be written to 0 to ensure compatibility with future implementations of this interface Opcode 0x02 Initialize Memory Opcode 0x01 Write/Read Virtual RegisterOpcode 0x04 Checksum Memory Opcode 0x03 Write/Read MemoryOpcode 0x07 Execute Code Opcode 0x05 Memory Size QueryOpcode 0x06 Debugger Query Table 5-1. Command/Respond Error Codes Command/Response Channel Error CodesMCPN750A target Console Demonstration of the Host InterfaceMCPN750A target Console MCP750 host ConsoleStart the program from the host console MCP750 host ConsolePPC1-Bugm 8000EFC4cr MCPN750A target Console8000EFC4 08030086? 00008007=cr 8000EFC4 00000007? .cr PPC1-Bug PPC1-Bug Host wrote 0004 to upper half of VR0Reference Function sromcrc.c crc = crcflipped 0xffffffff return crc & 0xffff Introductioncrcflipped = 1 dbit = crc & 1 crc = 1 crcflipped += dbit Computer Group Literature Center Web Site Remote Start Via the PCI Bus5-14 Table 6-1. MCPN750A Features FeaturesFunctional Description IntroductionGeneral Description Table 6-1. MCPN750A Features ContinuedBlock Diagram Debug Connector Figure 6-1. MCPN750A Block Diagram33MHz 32/64-bit PCI Local Bus 33MHz 32/64-bit CompactPCI BusCompactPCI Bus Interface Ethernet Interface PMC Connectors PCI Mezzanine InterfaceSignalling Voltage Mezzanine TypeISA Bus Devices Configuration and Status RegistersSerial EEPROM Asynchronous Serial PortsISA Interface PCI Peripheral Bus Controller PBCUSB Interface EIDE InterfaceISA Interrupt Controller ISA DMA ChannelsInterval Timers Real-Time Clock/NVRAM/Watchdog Timer FunctionReplacing Lithium Batteries Use ESD Wrist Strap Hot Swap Control Circuitry Programmable TimersRaven General Purpose Timers M48T559 Watchdog Timer Raven Watchdog TimersInterval Timers Serial Port Signal MultiplexingIOMX Function Figure 6-2. Serial Port Signal MultiplexingI/O Signal Multiplexing IOMX Table 6-2. Multiplexing Sequence of the MX Function Serial Ports Defined ABORT ABT/RESET RST Switch S1Figure 6-3. MX Signal Timings Signal Descriptions MPC750 Processor Front Panel Indicators DS1 - DS3Raven PCI-Host Bridge Flash MemoryJTAG/COP Bank A Flash Programming EnableCompact FLASH Memory Card ECC Memory ControllerDRAM Memory TM-PIMC-0001 TMCPN710 Transition ModuleFunctional Description One standard 50-pin CompactFlash socket for IDE Flash6-24 Computer Group Literature Center Web SiteMCPN750A and Transition Module Connectors Connector Pin AssignmentsTable 7-1. MCPN750A J1 CompactPCI Connector MCPN750A Connector Pin AssignmentsMCPN750A CompactPCI Bus Connectors J1/J2 Table 7-2. MCPN750A J2 CompactPCI Connector Table 7-1. MCPN750A J1 CompactPCI Connector ContinuedBRSVP2B18 BRSVP2C18Table 7-2. MCPN750A J2 CompactPCI Connector Continued MCPN750A CompactPCI User I/O Connector J3Signal Descriptions Table 7-3. MCPN750A J3 User I/O ConnectorMCPN750A Connector J4 Table 7-4. MCPN750A J5 User I/O Connector MCPN750A CompactPCI User I/O Connector J5PMCIO PMC2IO 164 - PMC 2 I/O signals 1 through Signal DescriptionsTable 7-5. MCPN750A PCI Mezzanine Card Connector MCPN750A PCI Mezzanine Card Connectors J11/21, J12/22, J13/23, J14/24Table 7-6. MCPN750A PCI Mezzanine Card Connector Table 7-5. MCPN750A PCI Mezzanine Card Connector ContinuedTable 7-6. MCPN750A PCI Mezzanine Card Connector Continued Table 7-7. MCPN750A 10BaseT/100BaseTx Connector J18 MCPN750A 10BaseT/100BaseTx Connector J18MCPN750A Debug Connector J19 Table 7-8. MCPN750A Debug Connector J19 Table 7-8. MCPN750A Debug Connector J19 Continued Table 7-8. MCPN750A Debug Connector J19 Continued Table 7-8. MCPN750A Debug Connector J19 Continued Table 7-9. MCPN750A RISCWatch Debug Connector J6 MCPN750A Processor RISCWatch Debug Connector J6TMCPN710 Transition Module TMCPN710 Transition Module CompactPCI Connectors J3/J4/J5Table 7-10. TMCPN710 COM1 Connector J6 TMCPN710 Transition Module COM1 Connector J6Table 7-11. TMCPN710 COM2 Connector J8 TMCPN710 Transition Module COM2 Connector J8TMCPN710 Transition Module COM3 Header J11 Table 7-12. TMCPN710 COM3/COM4 HeadersSame as above TMCPN710 Transition Module COM4 Header J14Table 7-12. TMCPN710 COM3/COM4 Headers Table 7-13. TMCPN710 10BaseT/100BaseTx Connector J13 TMCPN710 Transition Module 10BaseT/100BaseTx Connector J13TMCPN710TransitionModuleIDECompactFLASHConnectors J15, J16 TMCPN710 Transition Module USB Connectors J10, J12Table 7-14. TMCPN710 USB 0 Connector J10 Table 7-15. TMCPN710 USB 1 Connector J12Table 7-16. TMCPN710 Compact FLASH IDE Connectors Table 7-17. TMCPN710 PMC 1 and 2 I/O Connector TMCPN710 Transition Module PMC I/O Connectors J1/J2Signal Table 7-17. TMCPN710 PMC 1 and 2 I/O ConnectorSignal TM-PIMC-0001 Transition Module TM-PIMC-0001 CompactPCI User I/O Connector J3, J4, & J5Table 7-18. TM-PIMC-0001 COM1 Connector J9 TM-PIMC-0001 Transition Module COM1 Connector J9Table 7-19. TM-PIMC-0001 COM2 Connector J8 TM-PIMC-0001 Transition Module COM2 Connector J8Table 7-20. TM-PIMC-0001 COM3 and COM4 Headers TM-PIMC-0001 Transition Module COM3 and COM4 Connectors J12 & J13Table 7-21. TM-PIMC-0001 10BaseT/100BaseTx Connector J7 TM-PIMC-0001 Transition Module 10BaseT/100BaseTx Connector J7TM-PIMC-0001 Transition Module IDE Compact FLASH Connector J1 Table 7-22. TM-PIMC-0001 CompactFLASH IDE Connector J1 Table 7-23. TM-PIMC-0001 PMC I/O Module 1 PIM1 - Host I/O Connector Pin AssignmentsTable 7-24. TM-PIMC-0001 PMC I/O Module 2 PIM2 - Host I/O Connector Pin Assignments ContinuedConnector Pin Assignments Table 7-23. TM-PIMC-0001 PMC I/O Module 1 PIM1 - Host I/OTable 7-24. TM-PIMC-0001 PMC I/O Module 2 PIM2 - Host I/O Connector Pin Assignments ContinuedNote PMC I/O modules only use power, ground and the OUT-going serial port pins on the Host I/O connectors. With certain modifications, it is possible for a host I/O module to use all pins except the OUT-going serial port J14/J24 PMC I/O Connector Pin AssignmentsTable 7-25. PMC I/O Modules 1 and 2 PIM1 and PIM2 PMC IO55 PMC I/O Connector Pin Assignments ContinuedTable 7-25. PMC I/O Modules 1 and 2 PIM1 and PIM2 Computer Group Literature Center Web Site Connector Pin Assignments7-38 Table A-1. MCPN750A Specifications ASpecificationsSpecifications Cooling Requirements EMC Compliance Computer Group Literature Center Web Site SpecificationsTable B-1. Motorola Computer Group Documents BRelated DocumentationMotorola Computer Group Documents Table B-2. Manufacturers’ Documents Manufacturers’ Documentshttp//developer.intel.com/design/network/manuals/278074.htm Table B-2. Manufacturers’ Documents Continuedhttp//developer.intel.com/design/bridge/datashts http//eu.st.com/stonline/index.shtmlTable B-3. Related Specifications Related SpecificationsRelated Specifications Table B-3. Related Specifications ContinuedTable B-3. Related Specifications Continued Numerics IndexI N D E I N D E IN-4 I N D EI N D E IN-6 I N D EI N D E IN-8 I N D EIN-9 I N D E XIN-10 I N D E X