Motorola MCPN750A, IH5 specification

1

Hardware Preparation and Installation

1-32	Computer Group Literature Center Web Site

Image 52

Motorola MCPN750A, IH5 manual

Contents

Installation and Use Page Safety Summary Flammability CE Notice European Community Limited and Restricted Rights Legend Contents Startup and Operation Cnfg and ENV Commands Connector Pin Assignments Appendix a Xii List of Figures Xiv List of Tables Xvi About This Manual Part Number Description Overview of Contents Summary of Changes Comments and Suggestions Conventions Used in This Manual Bold Introduction Block DiagramProduct Description MCPN750A Baseboard Block Diagram Getting Started Overview of Start-up ProcedureStartup Overview Using PPCBug Equipment Required ESD Precautions Unpacking Instructions Preparation Hardware ConfigurationMCPN750A Baseboard Preparation Flash Bank Selection J7 Stand-Alone Operating Mode J8 LEDs System Considerations TMCPN710 Transition Module Preparation TMCPN710 Connector and Header Locations Serial Ports 1 MCPN750A/TMCPN710 Serial Ports 1 COM3 and COM4 Asynchronous Serial Ports TMCPN710 Serial Ports 3 TM-PIMC-0001 Transition Module Preparation Connector and Header Locations TM-PIMC-0001 COM1 and COM2 Asynchronous Serial Ports J11 MCPN750A/TM-PIMC-0001 Serial Ports 1 TM-PIMC-0001 Serial Ports 3 Hardware Installation Installing PMC Modules on the MCPN750A SBC PMC Module Placement on MCPN750A Hardware Installation Installing the MCPN750A Baseboard Hardware Installation Installing a TMCPN710 or TM-PIMC-0001 Transition Module Installing PIMs on the TM-PIMC-0001 Transition Module 10. Installing a PIM on the TM-PIMC-0001 Transition Module Installing the Transition Module in the Chassis Hardware Installation 11. TMCPN710 or TM-PIMC-0001/MCPN750A Mating Configuration MCPN750A Module Power Requirements Voltage Current Available to PMCs & Transition ModulesPage Applying Power Startup and Operation PPCBug System Startup Default Processor Memory Map Processor Default View of the Memory MapMemory Maps Processor Memory Map PCI Local Bus Memory Map CompactPCI Memory Map Address Decoding with L2 Cache System Clock GeneratorPPC Bus Arbitration PCI Host Bridge Memory Maps PCI Arbitration Interrupt Handling Sources of Reset ISA DMA Channels Classes of Reset and Effectiveness Asic Power-On Reset Undervoltage ResetFront Panel Push Button Reset CompactPCI Reset RST# Endian Issues Software ResetsReset Source Identification Processor/Memory Domain Role of the Raven Asic PCI DomainPage PPCBug Overview PPCBug Basics PPCBug Memory Requirements MPU, Hardware, and Firmware InitializationPPCBug Implementation Nvram Using PPCBug Debugger Commands Debugger Commands Command Description Forkwr Menu Diagnostic Tests Time Diagnostic Test Groups Test Set Description PPCBug Cnfg and ENV Commands Overview Cnfg Configure Board Information Block 0XX Configuring the PPCBug Parameters ENV Set Environment Wide Scsi 16-bit bus Narrow Scsi 8-bit bus. Default Nvram Bootlist GEV.fw-boot-path Boot Enable Y/N = N? Default = $00 ROM Boot Enable Y/N = N? Network Auto Boot Controller LUN = 00? Default Starting Address is $00000000 Dram Parity Enable On-Detection/Always/Never O/A/N = O? Seconds LO, TA, VE Remote Start Via the PCI Bus Overview Remote Start Via the PCI Bus Command/response Register Description Register description continues Remote Start Via the PCI Bus Opcode 0x01 Write/Read Virtual Register Opcode 0x02 Initialize Memory Opcode 0x03 Write/Read Memory Opcode 0x04 Checksum Memory Opcode 0x06 Debugger Query Opcode 0x05 Memory Size QueryOpcode 0x07 Execute Code Command/Response Channel Error Codes Command/Respond Error Codes Demonstration of the Host Interface MCPN750A target Console MCP750 host Console PPC1-Bugm 8000EFC4cr Reference Function sromcrc.c Return *CRC data Unsigned int Sromcrcelementsp, elementsn Introduction Page MCPN750A Features FeaturesFeature Description General Description Block Diagram 1is a block diagram of the MCPN750A’s overall architecture MCPN750A Block Diagram CompactPCI Bus Interface Ethernet Interface PMC Connectors Signalling VoltagePCI Mezzanine Interface Mezzanine Type Configuration and Status Registers ISA Bus DevicesSerial Eeprom Asynchronous Serial Ports PCI Peripheral Bus Controller PBC ISA Interface Eide Interface USB InterfaceISA Interrupt Controller ISA DMA Channels Real-Time Clock/NVRAM/Watchdog Timer Function Interval Timers Replacing Lithium Batteries Use ESD Wrist Strap Raven General Purpose Timers Programmable TimersHot Swap Control Circuitry Raven Watchdog Timers M48T559 Watchdog Timer Serial Port Signal Multiplexing Serial Port Signal Multiplexing Signal Multiplexing Iomx Multiplexing Sequence of the MX Function From MCPN750A From TMCPN710 & TM-PIMC-0001 Abort ABT/RESET RST Switch S1 MX Signal Timings Signal Descriptions Front Panel Indicators DS1 DS3 MPC750 ProcessorRaven PCI-Host Bridge Flash Memory Bank a Flash Programming Enable JTAG/COP Dram Memory ECC Memory ControllerCompact Flash Memory Card TMCPN710 Transition Module TM-PIMC-0001 Functional Description Connector Pin Assignments MCPN750A and Transition Module Connectors MCPN750A CompactPCI Bus Connectors J1/J2 MCPN750A Connector Pin AssignmentsMCPN750A J1 CompactPCI Connector MCPN750A J2 CompactPCI Connector MCPN750A CompactPCI User I/O Connector J3 MCPN750A J3 User I/O Connector Signal Descriptions MCPN750A Connector J4 MCPN750A CompactPCI User I/O Connector J5 MCPN750A J5 User I/O Connector Signal Descriptions MCPN750A PCI Mezzanine Card Connector AD12 AD11 AD10 AD09 +5V AD08 +3.3VBE0# AD07 Not Used AD06 AD05 +3.3V AD04 +5V Vio AD03 Not Used AD02 AD01 PMCIO35 PMCIO36 MCPN750A Debug Connector J19 MCPN750A 10BaseT/100BaseTx Connector J18MCPN750A 10BaseT/100BaseTx Connector J18 MCPN750A Debug Connector J19 101 103105 107 120 121 122123 124 125 153 154155 156 MCPN750A Processor RISCWatch Debug Connector J6 MCPN750A RISCWatch Debug Connector J6 TMCPN710 Transition Module CompactPCI Connectors J3/J4/J5 TMCPN710 Transition Module TMCPN710 Transition Module COM1 Connector J6 10. TMCPN710 COM1 Connector J6 TMCPN710 Transition Module COM2 Connector J8 11. TMCPN710 COM2 Connector J8TMCPN710 Transition Module COM3 Header J11 12. TMCPN710 COM3/COM4 Headers TMCPN710 Transition Module COM4 Header J14 TMCPN710 Transition Module 10BaseT/100BaseTx Connector J13 13. TMCPN710 10BaseT/100BaseTx Connector J13 14. TMCPN710 USB 0 Connector J10 TMCPN710 Transition Module USB Connectors J10, J1215. TMCPN710 USB 1 Connector J12 16. TMCPN710 Compact Flash IDE Connectors 17. TMCPN710 PMC 1 and 2 I/O Connector TMCPN710 Transition Module PMC I/O Connectors J1/J2Pin Signal 17. TMCPN710 PMC 1 and 2 I/O Connector TM-PIMC-0001 CompactPCI User I/O Connector J3, J4, & J5 TM-PIMC-0001 Transition Module TM-PIMC-0001 Transition Module COM1 Connector J9 18. TM-PIMC-0001 COM1 Connector J9 TM-PIMC-0001 Transition Module COM2 Connector J8 19. TM-PIMC-0001 COM2 Connector J8 20. TM-PIMC-0001 COM3 and COM4 Headers 21. TM-PIMC-0001 10BaseT/100BaseTx Connector J7 22. TM-PIMC-0001 CompactFLASH IDE Connector J1 J10 12V ReservedJ20 DD10 J14/J24 TM-PIMC-0001 Transition Module Page Table A-1. MCPN750A Specifications SpecificationsCharacteristics Specifications Cooling Requirements EMC Compliance Specifications Computer Group Literature Center Web Site Table B-1. Motorola Computer Group Documents Motorola Computer Group DocumentsDocument Title Publication Number Table B-2. Manufacturers’ Documents Manufacturers’ DocumentsDocument Title and Source Publication Number Manufacturers’ Documents Related Specifications Table B-3. Related Specifications Related Specifications Table B-3. Related Specifications Index COM2 IN-3 IN-4 LED PMC Prst Romfal IN-9 IN-10