![](/images/new-backgrounds/1267550/267550471x1.webp)
DATASHEET
PM5349 S/UNI-QUAD
ISSUE 6 | SATURN USER NETWORK INTERFACE | |
|
|
|
A[10:0]
ALE
(CSB+RDB)
INTB
D[7:0]
Figure 24: Microprocessor Interface Read Timing
tSAR
|
|
| Valid | Address | |||||||
tS ALR |
|
|
|
|
|
|
| tHAR | |||
|
|
|
|
|
|
| |||||
|
|
|
|
|
|
|
| ||||
|
| tVL |
|
| tHALR |
|
| ||||
|
|
|
|
|
tSLR |
|
|
| tHLR |
|
|
| ||
|
tZ INTH
tPRD |
|
|
| tZ RD |
|
|
Valid Data
Notes on Microprocessor Interface Read Timing:
1.Output propagation delay time is the time in nanoseconds from the 1.4 Volt point of the reference signal to the 1.4 Volt point of the output.
2.Maximum output propagation delays are measured with a 100 pF load on the Microprocessor Interface data bus, (D[7:0]).
3.A valid read cycle is defined as a logical OR of the CSB and the RDB signals.
Proprietary and Confidential to | 230 |