DATASHEET
PM5349 S/UNI-QUAD
ISSUE 6 | SATURN USER NETWORK INTERFACE | |
|
|
|
Register 0x6B: RXCP Receive Cell Counter (LSB)
Bit | Type | Function | Default |
Bit 7 | R | RCELL[7] | X |
Bit 6 | R | RCELL[6] | X |
Bit 5 | R | RCELL[5] | X |
Bit 4 | R | RCELL[4] | X |
Bit 3 | R | RCELL[3] | X |
Bit 2 | R | RCELL[2] | X |
Bit 1 | R | RCELL[1] | X |
Bit 0 | R | RCELL[0] | X |
Register 0x6C: RXCP Receive Cell Counter
Bit | Type | Function | Default |
Bit 7 | R | RCELL[15] | X |
Bit 6 | R | RCELL[14] | X |
Bit 5 | R | RCELL[13] | X |
Bit 4 | R | RCELL[12] | X |
Bit 3 | R | RCELL[11] | X |
Bit 2 | R | RCELL[10] | X |
Bit 1 | R | RCELL[9] | X |
Bit 0 | R | RCELL[8] | X |
Register 0x6D: RXCP Receive Cell Counter (MSB)
Bit | Type | Function | Default |
Bit 7 |
| Unused | X |
Bit 6 |
| Unused | X |
Bit 5 |
| Unused | X |
Bit 4 |
| Unused | X |
Bit 3 |
| Unused | X |
Bit 2 | R | RCELL[18] | X |
Bit 1 | R | RCELL[17] | X |
Bit 0 | R | RCELL[16] | X |
RCELL[20:0]:
The RCELL[18:0] bits indicate the number of cells received and written into the receive FIFO during the last accumulation interval. Cells received and filtered due to HCS errors or Idle cell matches are not counted. The counter should be polled every second to avoid saturation. The contents of these registers are valid a maximum of 67 RCLK periods after a transfer is triggered
Proprietary and Confidential to | 147 |