
|
| PM5349 |
| |
|
|
| ||
|
|
|
| |
DATASHEET |
|
|
|
|
|
|
|
| |
|
|
|
| |
ISSUE 6 |
| SATURN USER NETWORK INTERFACE |
| |
|
|
|
|
|
Pin Name | Type | Pin | Function |
|
| No. |
|
|
|
|
|
DRCA[4] | Output | M21 | UTOPIA Direct Receive Cell Available (DRCA[4:1]). |
DRCA[3] |
| N23 | These output signals provides direct status |
DRCA[2] |
| N22 | |
| indication of when a cell is available in the receive | ||
DRCA[1] |
| N21 | |
| FIFO for the corresponding port. DRCA can be | ||
|
|
| |
|
|
| configured to be |
|
|
| four bytes remain in the selected/addressed FIFO. |
|
|
| DRCA will thus transition low on the rising edge of |
|
|
| RFCLK after Payload word 24 (RCALEVEL0=1) or |
|
|
| 19 (RCALEVEL0=0) is output if the PHY being |
|
|
| polled is the same as the PHY in use. |
|
|
| DRCA[x] is updated on the rising edge of RFCLK. |
|
|
|
|
PHY_OEN | Input | A19 | The PHY Output Enable (PHY_OEN) signal controls |
|
|
| the operation of the system interface. When set to |
|
|
| logic zero, all System Interface outputs are held |
|
|
| tristate. When PHY_OEN is set to logic one, the |
|
|
| interface is enabled. PHY_OEN can be overwritten |
|
|
| by the PHY_EN Master System Interface |
|
|
| Configuration register bit. PHY_OEN and PHY_EN |
|
|
| are OR’ed together to enable the interface. |
|
|
| When the |
|
|
| on the bus, PHY_OEN can safely be tied to logic |
|
|
| one. When the |
|
|
| other devices, then PHY_OEN must be tied to logic |
|
|
| zero, and the PHY_EN register bit used to enable |
|
|
| the bus once its PHY_ADR[2:0] is programmed in |
|
|
| order to avoid conflicts. |
|
|
|
|
Proprietary and Confidential to | 22 |