Manuals / PMC-Sierra / Computer Equipment / Network Router

PMC-Sierra PM5349 Tfpo, TDAT9, TDAT8, TDAT7, TDAT6, TDAT5, TDAT4, TDAT3, TDAT2, TDAT1, TDAT0

Models: PM5349

1 252

Download 252 pages 6.23 Kb

Page 21

		PMC-Sierra, Inc.	PM5349 S/UNI-QUAD
S/UNI-QUAD			PM5349 S/UNI-QUAD
S/UNI-QUAD
DATASHEET


PMC-971239	ISSUE 6		SATURN USER NETWORK INTERFACE (155-QUAD)

Pin Name	Type	Pin	Function
		No.

TFPO	Output	AB11	The Transmit Frame Pulse Output (TFPO) pulses
			high for one TCLK cycle every 2430 TCLK cycles
			and provides an 8 KHz timing reference. TFPO can
			be assigned to any of the four channels using
			TFPO_CH[1:0] configuration register bits, with the
			restriction that the selected channel must be self-
			timed (not in loop-timed or line-loopback modes).
			TFPO is updated on the rising edge of TCLK.

9.2UTOPIA Level 2 System Interface

Pin Name

Type

Pin No.

Function

TDAT[15]	Input	A20	UTOPIA Transmit Cell Data Bus (TDAT[15:0]).
TDAT[14]		C19	This data bus carries the ATM cell octets that are
TDAT[13]		B20	This data bus carries the ATM cell octets that are
TDAT[13]		B20	written to the selected transmit FIFO. TDAT[15:0] is
TDAT[12]		A21	written to the selected transmit FIFO. TDAT[15:0] is
TDAT[12]		A21	considered valid only when TENB is simultaneously
TDAT[11]		D19	considered valid only when TENB is simultaneously
TDAT[11]		D19	asserted and the S/UNI-QUAD is selected via
TDAT[10]		C20	asserted and the S/UNI-QUAD is selected via
TDAT[10]		C20	TADR[4:0].
TDAT[9]		D21	TADR[4:0].
TDAT[9]		D21	TDAT[15:0] is sampled on the rising edge of TFCLK.
TDAT[8]		E20	TDAT[15:0] is sampled on the rising edge of TFCLK.
TDAT[7]		C23
TDAT[6]		D22
TDAT[5]		E21
TDAT[4]		D23
TDAT[3]		E22
TDAT[2]		F21
TDAT[1]		G20
TDAT[0]		E23

Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use

15

Image 21

PMC-Sierra PM5349 manual Tfpo, TDAT9, TDAT8, TDAT7, TDAT6, TDAT5, TDAT4, TDAT3, TDAT2, TDAT1, TDAT0

Contents

UNI-QUAD Saturn User Network Interface Revision History Issue Issue Date Details of ChangeContents Receive Line Overhead Processor Rlop Transmit ATM Cell Processor Txcp Analog Power Supply Filtering Features GeneralSonet Receiver Sonet Transmitter Receive ATM ProcessorTransmit ATM Processor Applications References Definitions Application Examples Typical STS-3c STM-1 ATM Switch Port ApplicationCS B Block DiagramDescription PM5349 S/UNI-QUAD Bottom View PIN DiagramPIN Description Line Side Interface Signals Pin Name Type FunctionPin Name Type Function Tclk TfpiTDAT9 TfpoTDAT8 TDAT7Tsoc TprtyTADR4 TenbTADR3 TADR2Tfclk TCADTCA3 DTCA4DTCA2 DTCA1Rprty RsocRenb RADR3 RADR4RADR2 RADR1DRCA3 DRCA4DRCA2 DRCA1CSB Microprocessor Interface Signals Pin Name Type FunctionRDB WRBRstb ALEIntb Jtag Test Access Port TAP Signals Pin Name Type Function Power and Ground Pin Name Type Function Analog Signals Pin Name Type FunctionAA3 VDDAB2 AC1AA2 VSSAB1 AB3 AC2 AC6 AC8AA6 QAVD1 QavdQAVD2 QavsAC3 AVSTAVS1A CSU TAVS1B CSUTRSTB, TCK, TMS, TDI, TDO 5V tolerant I/O’sClock Recovery Functional DescriptionReceive Line Interface Crsi Serial to Parallel Converter Receive Section Overhead Processor RsopFramer Error Monitor Loss of SignalDescramble Loss of Frame Error Monitor BlockReceive Line Overhead Processor Rlop Line RDI DetectPM5349 S/UNI-QUAD Synchronization Status Extraction Bit Error Rate MonitorPointer Interpreter Receive Path Overhead Processor RpopPointer Interpreter Event Indications Description LOP AISPM5349 S/UNI-QUAD Pointer Interpreter Transition Description SPE Timing Cell Delineation Receive ATM Cell Processor RxcpCell Filter and HCS Verification DescramblerHCS Verification State Diagram Performance Monitor Transmit Line Interface CspiClock Synthesis Transmit Section Overhead Processor Tsop Parallel to Serial ConverterLine AIS Insert BIP-8 InsertScrambler Framing and Identity InsertTransmit Line Overhead Processor Tlop APS InsertLine Febe Insert Transmit Path Overhead Processor TpopPointer Generator Febe Calculate BIP-8 CalculateTransmit ATM Cell Processor Txcp Idle/Unassigned Cell GeneratorUtopia Level 2 System Interface HCS GeneratorReceive ATM Interface Transmit ATM InterfaceJtag Test Access Port Microprocessor InterfaceRegister Memory Map REG Address A100 Description Rxcp Configuration Tpop Path Signal Label362 Rxcp FIFO/UTOPIA Control & Config 363 Rxcp Interrupt Enables and Counter StatusTxcp Transmit Cell Status/Configuration Options Txcp ConfigurationTxcp Interrupt Enable/Status Rxcp Idle Cell Count LSB 06F 16F 26F 36FRase APS K1 0EF 1EF 2EF 3EFRase APS K2 0FB 1FB 2FB 3FB0FE 1FE 2FE 3FE UNI-QUAD Master Test RegisterReserved for Test Normal Mode Register Description TYPE3 ResetTYPE2 TYPE1TFPOCH1 Bit ReservedTFPOCH0 Tfpo Channel SelectionPM5349 S/UNI-QUAD PHYADR1 PHYADR2PHYADR0 PhyenRfclka TclkaTfclka RefclkaRCLK2A RCLK1ARCLK3A RCLK4ACHNL4I CsuiCHNL3I CHNL2ICsui TIP ChresetAutolfebe AutopfebeAutolrdi AutoprdiRxdinv TfpienLoopt SdleRxdinv PM5349 S/UNI-QUAD Crui RaseiTxcpi RxcpiTxcpi Trooli TroolvTroole PM5349 S/UNI-QUAD Rdooli RrooliRroolv RdoolvRdooli PM5349 S/UNI-QUAD Foof BipwordALGO2 BipeeDDS Losi BipeiLofi OofiBipei Bit Type Function Default Bit SBE7 SBE6 SBE5 SBE4 SBE3 SBE2 SBE1 SBE0Register 0x13 Rsop Section BIP-8 MSB Lais Register 0x14 Tsop Control Bit Type Function DefaultDlos Register 0x15 Tsop Diagnostic Bit Type Function DefaultDBIP8 DFPRegister 0x18 Rlop Control/Status Bit Type Function Default Lrdidet Lrdie LaiseFebei LaisiFebee Bit LBE7 LBE6 LBE5 LBE4 LBE3 LBE2 LBE1 LBE0 Register 0x1B Rlop Line BIP-24Bit LBE15 LBE14 LBE13 LBE12 LBE11 LBE10 LBE9 LBE8 Register 0x1C Rlop Line BIP-24 MSB Bit Type Function Default Bit LFE7 LFE6 LFE5 LFE4 LFE3 LFE2 LFE1 LFE0 Register 0x1D Rlop Line Febe LSB Bit Type Function DefaultRegister 0x1E Rlop Line Febe Bit LFE15 LFE14 LFE13 LFE12 LFE11 LFE10 LFE9 LFE8Register 0x1F Rlop Line Febe MSB Bit Type Function Default Register 0x20 Tlop Control Bit Type Function Default ApsregLrdi Dbip Register 0x21 Tlop Diagnostic Bit Type Function DefaultRegister 0x22 Tlop Transmit K1 Bit Type Function Default Register 0x23 Tlop Transmit K2 Bit Type Function Default PM5349 S/UNI-QUAD Lopv LopconvPaisonv PaisvPlopv PaisconvERDIV2 IinvcntERDIV1 ERDIV0Lopi PsliPaisi Prdii104 Erdii Discopai IlljreqiInvndfi Illptri107 Lope PaisePrdie Psle Erdie Discopae IlljreqeInvndfe Illptre112 Register 0x35 Rpop Pointer LSB Bit Type Function Default Ndfpor ExtdRDI10 115 116 Register 0x38 Rpop Path BIP-8 LSB Bit Type Function Default Bit PBE7 PBE6 PBE5 PBE4 PBE3 PBE2 PBE1 PBE0Register 0x39 Rpop Path BIP-8 MSB Register 0x3A Rpop Path Febe LSB Bit Type Function Default Register 0x3B Rpop Path Febe MSB Bit Type Function DefaultBit PFE7 PFE6 PFE5 PFE4 PFE3 PFE2 PFE1 PFE0 Aprdie Register 0x3C Rpop Auxiliary RDI Bit Type Function DefaultAprdiv Aprdie AprdivEnss SOSBlkbip Blkbipo121 Eprdien EprdisrcPersist 123 NSE FtptrPSE NDF125 CPTR6 CPTR7CPTR5 CPTR4CPTR8 CPTR9APTR6 APTR7APTR5 APTR4Bit NDF3 NDF2 NDF1 NDF0 APTR9APTR8 130 Register 0x49 Tpop Path Status Bit Type Function Default 132 Discor Register 0x60 Rxcp Configuration Bit Type Function DefaultHcsadd DdscrCcdis Register 0x61 Rxcp Configuration Bit Type Function DefaultHCSFTR1 HCSFTR0Hcspass Rcainv RxptypFiforst Fiforst RCALEVEL0137 OVR XferiXfere Fovre139 Chcsi OocdiUhcsi FovriOocdv LCDC8 LCDC9LCDC7 LCDC6CLP Bit GFC3 GFC2 GFC1 GFC0 PTI3 PTI2 PTI1MGFC2 MGFC3MGFC1 MGFC0CHCS6 CHCS7CHCS5 CHCS4UHCS6 UHCS7UHCS5 UHCS4RCELL6 RCELL7RCELL5 RCELL4148 ICELL6 ICELL7ICELL5 ICELL4ICELL18 ICELL17ICELL16 Tptyp Register 0x80 Txcp Configuration Bit Type Function DefaultDscr HcsbTCALEVEL0 Register 0x81 Txcp Configuration Bit Type Function Default FIFODP1 FIFODP0 Fifo Depth CellsCell H4INSB 156 Tsoce TprtyeTprtyi Tsoci158 Bit GFC3 GFC2 GFC1 GFC0 PTI2 PTI1 PTI0 PAYLD6 PAYLD7PAYLD5 PAYLD4Register 0x87 Txcp Transmit Cell Count 162 Sflrdi SdlrdiLoflrdi Loslrdi164 Alrmprdi LcdprdiPaisprdi Lopprdi166 Noalmeprdi LcdeprdiNopaiseprdi Pslmeprdi168 Nopaisconeprdi PaisconprdiSfins SdinsLofins Losins171 Lopconpais PaisconpaisLoppais PaispaisPrdien PerdienPaisen LopenAlarm Description Sdbere Bit Z1/S1ESfbere CoapseCoapsi PsbfiSfberi Sdberi177 Sfsmode SfbertenSdberten SdcmodeSfcmode SFSAP6 SFSAP7SFSAP5 SFSAP4SFSAP22 SFSAP23SFSAP21 SFSAP20SFSTH6 SFSTH7SFSTH5 SFSTH4SFDTH6 SFDTH7SFDTH5 SFDTH4SFCTH6 SFCTH7SFCTH5 SFCTH4SDSAP6 SDSAP7SDSAP5 SDSAP4SDSAP22 SDSAP23SDSAP21 SDSAP20SDSTH6 SDSTH7SDSTH5 SDSTH4SDDTH6 SDDTH7SDDTH5 SDDTH4SDCTH6 SDCTH7SDCTH5 SDCTH4Register 0xF5 Rase Receive K1 Bit Type Function Default Register 0xF6 Rase Receive K2 Bit Type Function Default Register 0xF7 Rase Receive Z1/S1 Bit Type Function Default Test Features Description Test Mode Register Memory Map AddressMaster Test Register Register 0x400 Master Test Bit Type Function Default Test Mode 0 Details Test Mode 0 Read LocationsPmcatst Jtag Test Port Test Mode 0 Write LocationsExtest Boundary Scan 000Instructions Selected Register Instruction Codes IR20 Identification RegisterBoundary Scan Register Boundary Scan Cells Input PadMUX Bidirectional Cell Iocell Output Cell OutcellOutput Enable IocellPAD ATM Mapping into the STS-3c STM-1 SPE OperationTransport Overhead Bytes Transport and Path Overhead BytesPath Overhead Bytes PAYLOAD1 PAYLOAD2 ATM Cell Data StructurePAYLOAD3 PAYLOAD4 PAYLOAD5 PAYLOAD6205 Clocking Options Recommended Berm settingsConceptual Clocking Structure Loopback Operation Line Loopback Mode Serial Diagnostic Loopback Mode Parallel Diagnostic Loopback Mode Jtag Support Control Select Tri-state EnableTDO TMS Trstb TCKTAP Controller TAP Controller Finite State Machine Update-DR States Test-Logic-ResetRun-Test-Idle Capture-DRShift-IR Update-IRBoundary Scan Instructions BypassIdcode StctestBoard Design Recommendations Power Supply Sequencing Analog Power Supply Filtering Power Sequencing CircuitInterfacing to ECL or Pecl Devices LAN Mode Analog Power Filters with 3.3V SupplyInterfacing to ECL or Pecl Initializing the S/UNI-QUAD Using the S/UNI-QUAD with a 5 Volt ODLATM Utopia Level 2 System Interface Functional TimingMulti-PHY Polling and Addressing Receive Cell Interface 225 Absolute Maximum Ratings Absolute Maximum RatingsTBD 16 D.C. CharacteristicsInput High Current +10 VIH = VDD. Notes 1 Input Low Current 100 VIL = GND. Notes 1Input Low Current +10 VIL = GND. Notes 2 Input High Current +10 VIH = VDD. Notes 2Address to Latch Set-up Time Microprocessor Interface Timing CharacteristicsALE CSB+RDB Intb TSALW TSALW tHALW TV L TSAW tVWR tHAW ALE CSB+WRBRstb Pulse Width 100 18 A.C. Timing CharacteristicsTfclk Duty Cycle Tfclk Frequency MHzTenb Set-up time to Tfclk Tenb Hold time to TfclkTransmit ATM System Interface Timing Diagram Rfclk Duty Cycle Rfclk Frequency MHzRenb Set-up time to Rfclk Renb Hold time to RfclkReceive ATM System Interface Timing Diagram Tfpi Hold Time to Tclk High Tfpi Set-up Time to Tclk HighTclk High to Tfpo Valid RCLK1-4 High to RFPO1-4 Valid239 Jtag Port Interface Timing 241 Ordering Information Ordering and Thermal InformationThermal Information Theta Ja Theta Jc243 Mechanical Drawing 304 Pin Super Ball Grid Array Sbga Mechanical Information245 Corporate Information Contacting PMC-SIERRA, INCApplication Information Web Site