Xilinx PLB PCI Full Bridge Cipifbarnum, Ipif BAR, CIPIFBARHIGHADDR0, CIPIFBAR2PCIBAR0

Models: PLB PCI Full Bridge

1 58
Download 58 pages 56.99 Kb
Page 18
Image 18

PLB PCI Full Bridge (v1.00a)

Port and Parameter Dependencies

The dependencies between the IPI v3.0 Bridge design port (i.e., I/O signals) and parameters are shown in Table 1.

Table 3: PLB PCI Bridge Parameters-Port Dependencies

Generic

Parameter

Affects

Depends

Description

 

 

 

 

 

 

Bridge Features Parameter Group

 

 

 

 

 

 

 

 

 

The set of PLB/IPIF BAR-parameters of

 

 

 

 

N = 0 to C_IPIFBAR_NUM-1 are

 

 

 

 

meaningful. When C IPIFBAR NUM <

 

 

 

 

6, the parameters of N =

G1

C_IPIFBAR_NUM

G5-G25

 

C IPIFBAR NUM up to and including 5

 

 

 

 

have no effect. If C IPIFBAR NUM = 6,

 

 

 

 

the set of PLB/IPIF BAR-parameters of N

 

 

 

 

= 0 to 5 are all meaningful (i.e., G2-G25

 

 

 

 

are meaningful).

 

 

 

 

 

 

 

 

 

G2 to G3 define range in PLB-memory

G2

C_IPIFBAR_0

G3

G3

space that is responded to by this device

 

 

 

 

(IPIF BAR)

 

 

 

 

 

 

 

 

 

G2 to G3 define range in PLB-memory

G3

C_IPIFBAR_HIGHADDR_0

G2

G2

space that is responded to by this device

 

 

 

 

(IPIF BAR)

 

 

 

 

 

 

 

 

G2, G3 and

Meaningful only if G48 = 0 and in this

G4

C_IPIFBAR2PCIBAR_0

 

case only high-order bits that are the

 

G48

 

 

 

same in G2 and G3 are meaningful.

 

 

 

 

 

 

 

 

 

G5

C_IPIF_SPACETYPE_0

 

 

 

 

 

 

 

 

 

 

 

 

Meaningful only if G1>1, then G6 to G7

G6

C IPIFBAR 1

G7

G1 and G7

define the range in PLB-memory space

that is responded to by this device (IPIF

 

 

 

 

 

 

 

 

BAR)

 

 

 

 

 

 

 

 

 

Meaningful only if G1>1, then G6 to G7

G7

C IPIFBAR HIGHADDR 1

G6

G1 and G6

define the range in PLB-memory space

that is responded to by this device (IPIF

 

 

 

 

 

 

 

 

BAR)

 

 

 

 

 

 

 

 

G1, G6, G7

Meaningful only if G48 = 0 and G1>1. In

G8

C IPIFBAR2PCIBAR 1

 

this case only high-order bits that are the

 

and G48

 

 

 

same in G6 and G7 are meaningful.

 

 

 

 

 

 

 

 

 

G9

C IPIF SPACETYPE 1

 

G1

Meaningful only if G1>1

 

 

 

 

 

 

 

 

 

Meaningful only if G1>2, then G10 to

G10

C IPIFBAR 2

G11

G1 and

G11 define the range in PLB-memory

G11

space that is responded to by this device

 

 

 

 

 

 

 

(IPIF BAR)

 

 

 

 

 

 

 

 

 

Meaningful only if G1>2, then G10 to

G11

C_IPIFBAR_HIGHADDR_2

G10

G1 and

G11 define the range in PLB-memory

G10

space that is responded to by this device

 

 

 

 

 

 

 

(IPIF BAR)

 

 

 

 

 

18

www.xilinx.com

DS508 March 21, 2006

 

 

Product Specification

Page 18
Image 18
Xilinx PLB PCI Full Bridge Cipifbarnum, Ipif BAR, CIPIFBARHIGHADDR0, CIPIFBAR2PCIBAR0, CIPIFSPACETYPE0, Ipifbar Highaddr