NXP Semiconductors DLPC2917/19, Raft Aft, T Draft, Draft Draft Draf, NXP Semiconductors

Models: LPC2917 LPC2919

1 68
Download 68 pages 2.51 Kb
Page 7
Image 7
Symbol

NXP Semiconductors

DRAFT

D

D

 

AFT

RAFT

RAFT AFT

 

 

 

DR

DR

DLPC2917/19

ARM9 microcontrollerRAFT withDRAFTCANDRAFTand LINDRAFT

Table 3.

LQFP144 pin assignment …continued

 

 

 

 

Symbol

Pin

Description

 

 

 

 

 

 

Function 0 (default)

 

Function 1

 

Function 2

 

 

 

 

P2.24

16

GPIO 2, pin 24

-

 

PWM3 CAP1

P2.25

17

GPIO 2, pin 25

-

 

PWM3 CAP2

VDD(CORE)

18

1.8 V power supply for digital core

 

 

VSS(CORE)

19

ground for digital core

 

 

 

 

P1.31

20

GPIO 1, pin 31

 

TIMER0 CAP1

 

TIMER0 MAT1

VSS(IO)

21

ground for I/O

 

 

 

 

P1.30

22

GPIO 1, pin 30

 

TIMER0 CAP0

 

TIMER0 MAT0

P3.8

23

GPIO 3, pin 8

 

SPI2 SCS0

 

PWM1 MAT2

P3.9

24

GPIO 3, pin 9

 

SPI2 SDO

 

PWM1 MAT3

P1.29

25

GPIO 1, pin 29

 

TIMER1 CAP0, EXT

 

PWM TRAP0

 

 

 

 

START

 

 

P1.28

26

GPIO 1, pin 28

 

TIMER1 CAP1, ADC1

 

PWM TRAP1

 

 

 

 

EXT START

 

 

P2.26

27

GPIO 2, pin 26

 

TIMER0 CAP2

 

TIMER0 MAT2

P2.27

28

GPIO 2, pin 27

 

TIMER0 CAP3

 

TIMER0 MAT3

P1.27

29

GPIO 1, pin 27

 

TIMER1 CAP2, ADC2

 

PWM TRAP2

 

 

 

 

EXT START

 

 

P1.26

30

GPIO 1, pin 26

 

PWM2 MAT0

 

PWM TRAP3

VDD(IO)

31

3.3 V power supply for I/O

 

 

P1.25

32

GPIO 1, pin 25

 

PWM1 MAT0

-

P1.24

33

GPIO 1, pin 24

 

PWM0 MAT0

-

P1.23

34

GPIO 1, pin 23

 

UART0 RxD

-

P1.22

35

GPIO 1, pin 22

 

UART0 TxD

-

TMS

36

IEEE 1149.1 test mode select, pulled up internally.

TCK

37

IEEE 1149.1 test clock

 

 

 

 

P1.21

38

GPIO 1, pin 21

 

TIMER3 CAP3

 

TIMER1 CAP3,

 

 

 

 

 

 

MSCSS PAUSE

P1.20

39

GPIO 1, pin 20

 

TIMER3 CAP2

 

SPI0 SCS1

P1.19

40

GPIO 1, pin 19

 

TIMER3 CAP1

 

SPI0 SCS2

P1.18

41

GPIO 1, pin 18

 

TIMER3 CAP0

 

SPI0 SDO

P1.17

42

GPIO 1, pin 17

 

TIMER2 CAP3

 

SPI0 SDI

VSS(IO)

43

ground for I/O

 

 

 

 

P1.16

44

GPIO 1, pin 16

 

TIMER2 CAP2

 

SPI0 SCK

P2.0

45

GPIO 2, pin 0

 

TIMER2 MAT0

 

PWM TRAP3

P2.1

46

GPIO 2, pin 1

 

TIMER2 MAT1

 

PWM TRAP2

P3.10

47

GPIO 3, pin 10

 

SPI2 SDI

 

PWM1 MAT4

P3.11

48

GPIO 3, pin 11

 

SPI2 SCK

 

PWM1 MAT5

P1.15

49

GPIO 1, pin 15

 

TIMER2 CAP1

 

SPI0 SCS0

P1.14

50

GPIO 1, pin 14

 

TIMER2 CAP0

 

SPI0 SCS3

P1.13

51

GPIO 1, pin 13

 

EXTINT3

-

P1.12

52

GPIO 1, pin 12

 

EXTINT2

-

T DRAFT

T

 

DRA

 

DRA

 

DR

F

 

F

 

 

DRAFT DRAFT DRAF

Function 3

DRAFT DRAFT

 

 

 

 

EXTBUS D22

DRAFT

D

EXTBUS D23

 

 

 

 

 

 

 

DRA

EXTINT5

EXTINT4

-

-

PWM3 MAT5

PWM3 MAT4

EXTINT6

EXTINT7

PWM3 MAT3

PWM3 MAT2

PWM3 MAT1

PWM3 MAT0

EXTBUS CS5

EXTBUS CS4

EXTBUS D7

EXTBUS D6

EXTBUS D5

EXTBUS D4

EXTBUS D3

EXTBUS D2

EXTBUS D8

EXTBUS D9

-

-

EXTBUS D1

EXTBUS D0

EXTBUS WEN

EXTBUS OEN

LPC2917_19_1

© NXP B.V. 2007. All rights reserved.

Preliminary data sheet

Rev. 1.01 — 15 November 2007

7 of 68

Page 7
Image 7
NXP Semiconductors DLPC2917/19, Raft Aft, T Draft, Draft Draft Draf, NXP Semiconductors, Symbol, Description, Function