General subsystem, Event router | NXP Semiconductors LPC2919

NXP Semiconductors

DRAFT	D	D		AFT
DRAFT	RAFT	RAFT AFT		AFT
			DR	DR

DLPC2917/19

ARM9 microcontrollerRAFT withDRAFTCANDRAFTand LINDRAFT

8.3 General subsystem

T DRAFT	T
DRA	DRA DR
F	F
DRAFT DRAFT DRAF

8.3.1General subsystem clock description

The general subsystem is clocked by CLK_SYS_GESS, see Section 7.2.2.

8.3.2Chip and feature identification

DRAFT DRAFT
DRAFT	D

8.3.2.1Overview

The key features are:

•Identification of product

•Identification of features enabled

8.3.2.2Description

The Chip/Feature ID (CFID) module contains registers which show and control the functionality of the chip. It contains an ID to identify the silicon, and also registers containing information about the features enabled or disabled on the chip.

8.3.2.3CFID pin description

The CFID has no external pins.

8.3.3System Control Unit (SCU)

8.3.3.1Overview

The system control unit takes care of system-related functions.The key feature is configuration of the I/O port-pins multiplexer.

8.3.3.2Description

The system control unit defines the function of each I/O pin of the LPC2917/19. The I/O pin configuration should be consistent with peripheral function usage.

8.3.3.3SCU pin description

The SCU has no external pins.

8.3.4Event router

8.3.4.1Overview

The event router provides bus-controlled routing of input events to the vectored interrupt controller for use as interrupt or wake-up signals.

Key features:

DRA

•Up to 24 level-sensitive external interrupt pins, including CAN, LIN and RxD wake-up features plus three internal event sources

•Input events can be used as interrupt source either directly or latched (edge-detected)

•Direct events disappear when the event becomes inactive

•Latched events remain active until they are explicitly cleared

•Programmable input level and edge polarity

•Event detection maskable

LPC2917_19_1

© NXP B.V. 2007. All rights reserved.

Preliminary data sheet

Rev. 1.01 — 15 November 2007

22 of 68

Image 22

NXP Semiconductors LPC2919, LPC2917 General subsystem clock description, Chip and feature identification, Event router

Contents

About this document IntroductionGeneral description Intended audience ARM968E-S processor NXP SemiconductorsOn-chip flash memory system On-chip static RAM FeaturesGeneral Ordering information Ordering informationOrdering options Part options Block diagram LPC2917/19 block diagram Pin description Pinning informationPinning General description Symbol Pin Description Function 0 default LQFP144 pin assignment … TIMER1 MAT0 EXTINT0 TIMER2 MAT2 PWM TRAP1TIMER2 MAT3 PWM TRAP0 TIMER1 MAT1 EXTINT1 Pin Description SymbolLQFP144 pin Reset strategy Reset, debug, test and power descriptionReset and power-up behavior Reset pin Clocking strategy Ieee 1149.1 interface pins Jtag boundary-scan testPower supply pins description Clock architecture LPC2917/19 block diagram, overview of clock areas LPC2917/19 Base clock Branch clock name Parts of the device clocked by Base clock and branch clock relationshipBase clock and branch clock overview This branch clock Overview Block descriptionFlash memory controller Base clock DRA Description Flash memory controller clock description Flash memory controller pin descriptionFlash layout Flash bridge wait-states Flash sector overview … External static memory controller 32 bit Symbol Description System Address Bit FieldExternal memory-bank address bit description External static-memory controller pin description External memory timing diagramsExternal memory controller pins External static-memory controller clock description Reading from external memory Writing to external memory Reading/writing external memory General subsystem clock description Chip and feature identificationGeneral subsystem System Control Unit SCU Peripheral subsystem clock description Symbol Direction Bit position Description Default PolarityPeripheral subsystem Event-router pin connections Watchdog timer clock description TimerPin description 3.2 Description 3.3 Pin description Uart pins Timer clock descriptionTimer pins UARTs Uart clock description Serial peripheral interfaceFunctional description SPI pin description SPI pinsModes of operation SPI clock description 6.1 Overview Gpio pinsGeneral-purpose I/O Gpio pin description LIN Can pinsCan gateway Global acceptance filter LIN pin description LIN controller pinsModulation and sampling control subsystem LIN0/1 Txdl Synchronization and trigger features of the Mscss Modulation and sampling control subsystem block diagram Start ADC conditions is valid Mscss pin description Mscss clock description Draft Analog-to-digital converter Analog to digital converter pins ADC block diagramADC pin description 6 PWM ADC clock description PWM block diagram Synchronizing the PWM counters PWM pins Timers in the MscssMaster and slave mode PWM pin description Mscss timer 1 pin Power, clock and reset control subsystemMscss timer-clock description Pause pin for Mscss timer PCR subsystem clock description Pcrss block diagramClock Generation Unit CGU CGU base clocks Number Name Frequency Description MHz Block diagram of the CGU Structure of the clock generation scheme PLL functional description CGU pins PLL block diagramCGU pin description Reset Generation Unit RGU Reset output configuration RGU pins Power Management Unit PMURGU pin description DRA Vectored interrupt controller PMU pin description VIC pin description Limiting valuesVIC clock description Thermal characteristics Symbol Parameter Conditions Min Typ Max Static characteristicsStatic characteristics Input pins and I/O pins configured as input INL Analog-to-digital converter supplyVDDA5V FSR LSB Dynamic characteristics Dynamic characteristicsPower-up reset Symbol Parameter Conditions Min Typ Max Unit UnitDRAFT Jitter Specification Can TXD pin Cycle-to-cycle jitter Peak-to-peak value Package outline Package outline SOT486-1 LQFP144 Through-hole mount packages SolderingIntroduction Surface mount packages Wave soldering Volume mm3 350 235 220 Lead-free process from J-STD-020CTemperature profiles for large and small components SnPb eutectic process from J-STD-020C Package thickness mm CPGA, Hcpga Package related soldering informationMounting Package1 Soldering method Wave Reflow2 Dipping DBS, DIP, HDIP, RDBS, SDIP, SIL Mounting Abbreviations list AbbreviationsAbbreviation Description References Revision history Document ID Release date Data sheet statusRevision history Legal information Contact information Contents Soldering Contact information ContentsPackage outline