NXP Semiconductors
DRAFT | D | D |
| AFT |
RAFT | RAFT AFT | |||
|
|
| DR | DR |
DLPC2917/19
ARM9 microcontrollerRAFT withDRAFTCANDRAFTand LINDRAFT
|
| DRA | DRA |
| DR | ||
|
| F |
| F |
| ||
8.4.6 |
| T DRAFT |
| T |
| ||
DRAFT DRAFT DRAF | |||||||
8.4.6.1 | Overview | ||||||
|
| DRAFT | |||||
| The LPC2917/19 contains four | ||||||
|
|
| D | ||||
| base addresses. In the |
|
|
| |||
|
|
|
|
| |||
|
| ||||||
| depends on the configuration programmed in the port |
|
| DRA | |||
|
|
|
|
|
The key features are:
•
• Direction control of individual bits
• Synchronized input sampling for stable
• All I/O defaults to input at reset to avoid any possible bus conflicts
8.4.6.2 Description
The
To generate an
8.4.6.3 GPIO pin description
The five GPIO ports in the LPC2917/19 have the pins listed below. The GPIO pins are combined with other functions on the port pins of the LPC2917/19. Table 17 shows the GPIO pins.
Table 17. GPIO pins
Symbol | Direction | Description |
GPIO0 pin[31:0] | in/out | GPIO port x pins 31 to 0 |
|
|
|
GPIO1 pin[31:0] | in/out | GPIO port x pins 31 to 0 |
|
|
|
GPIO2 pin[27:0] | in/out | GPIO port x pins 27 to 0 |
|
|
|
GPIO3 pin[15:0] | in/out | GPIO port x pins 15 to 0 |
|
|
|
8.4.6.4GPIO clock description
The GPIO modules are clocked by several clocks, all of which are derived from
BASE_SYS_CLK; CLK_SYS_PESS and CLK_SYS_GPIOx (x =
LPC2917_19_1 | © NXP B.V. 2007. All rights reserved. |
Preliminary data sheet | Rev. 1.01 — 15 November 2007 | 29 of 68 |