11 TROUBLESHOOTING
Special Register List (Continue) (12) I/O module verification
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Set by | Corresponding | Corresponding |
Number | Name | Meaning |
|
|
|
|
|
|
|
|
|
|
|
| Explanation |
|
|
|
|
|
|
|
|
|
|
|
|
|
| (When | ACPU | |||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| CPU | ||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| set) | D9 | |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
SD1400 |
|
| • When the power is turned on, the module numbers of the I/O |
| D9116 |
| ||||||||||||||||||||||||||||||||
SD1401 |
|
| modules whose information differs from the registered I/O module |
| D9117 |
| ||||||||||||||||||||||||||||||||
SD1402 |
| Bit pattern, in | information are set in this register (in units of 16 points). |
|
|
|
|
|
| D9118 |
| |||||||||||||||||||||||||||
SD1403 |
| units of 16 points, | (If the I/O numbers are set by parameter, the |
|
|
|
| D9119 |
| |||||||||||||||||||||||||||||
SD1404 |
| indicating the | numbers are stored.) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| D9120 |
| |||||||||
SD1405 | I/O module | modules with | • Also detects I/O module information |
|
|
| 5 |
|
|
|
|
|
|
|
|
|
|
|
| D9121 |
| |||||||||||||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| 7 |
| 6 |
| 4 | 3 | 2 | 1 | 0 |
|
|
| |||||||||||||||||
SD1406 | verification errors. |
|
|
|
|
|
| D9122 |
| |||||||||||||||||||||||||||||
verification | D9116 | 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 1 |
| S (Error) | +Rem | |||
| 0: No I/O |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| (X0Y) |
| ||||||||||||||||||||
SD1407 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| D9123 | ||||||||||||||||||||||
error |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||||||||||||||||||||
verification | D9117 | 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 1 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
|
|
| |||
SD1408 |
|
|
|
|
|
|
| (190X Y) |
|
|
|
|
|
|
|
|
|
|
| New |
| |||||||||||||||||
SD1409 |
| errors | D9123 | 0 |
| 1 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||||||||||||||||||
| 1: I/O verification |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||||||||||||||||
to |
|
| (1FE0X Y ) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| New to New |
| |||||||||||||||||
| error present |
|
|
|
|
|
|
|
|
| Indicates an I/O module verification error |
|
| |||||||||||||||||||||||||
SD1430 |
|
|
|
|
|
|
|
|
|
|
|
|
| |||||||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||||||||||||||||||||||||
SD1431 |
|
| • Not cleared even if the blown fuse is replaced with a new one. |
| New |
| ||||||||||||||||||||||||||||||||
|
| This flag is cleared by error resetting operation. |
|
|
|
|
|
|
|
|
|
|
|
| ||||||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
(13)For redundant systems (Host system CPU information 1) for Q4AR only SD1510 to SD1599 are only valid for redundant systems.
They are all set to 0 for standalone systems.
|
|
|
|
|
| Set by | Corresponding | Corresponding | |
Number | Name | Meaning | Explanation |
|
| ACPU | |||
|
| (When set) | CPU | ||||||
|
|
|
|
|
| D9 | |||
|
|
|
|
|
|
|
| ||
SD1500 |
| Basic period | • Set the basic period (1 second units) use for the process |
|
|
| |||
Basic period | control instruction using floating point data. |
|
| U | New |
| |||
SD1501 | tome | Floating points data = SD1501 |
| SD1500 |
| ||||
|
|
|
|
| |||||
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
| |
| Process control | Process control | • Shows the detailed error contents for the error that occurred | S (Error |
|
| |||
SD1502 | instruction detail | instruction detail | New |
| |||||
in the process control instruction |
|
| occurrence) |
| |||||
| error code | error code |
|
|
|
| |||
|
|
|
|
|
|
| |||
| Process control | Process control |
|
|
|
|
| Q4AR | |
SD1503 | instruction | instruction | • Shows the error process block that occurred in the process | S (Error | New | ||||
| |||||||||
generated error | generated error | control instruction. |
|
| occurrence) |
| |||
|
|
|
|
| |||||
| location | location |
|
|
|
|
|
| |
| Operation mode | Hot start switch | • Shows the power out time (S) during the automatic switch |
|
|
| |||
SD1512 | during CPU start | power out time | from hot start to initial start in the operation mode when the | S (Initial) | New |
| |||
| up |
| CPU module is started up. |
|
|
|
|
| |
SD1590 | Switch request | Request origin | • Stores the request origin at work No. when the SM1590 is | S (Error | New |
| |||
network No. | network No. | turned on. |
|
| occurrence) |
| |||
|
|
|
|
|
1 Host system CPU information is stored.
11 - 98 | 11 - 98 |