4 HARDWARE SPECIFICATION OF THE CPU MODULE
4.1 Performance Specification
The table below shows the performance specifications of the CPU module.
Performance Specifications
|
|
| Item |
|
|
|
|
|
| Model |
|
| Remark | |
|
|
|
|
| Q02CPU | Q02HCPU | Q06HCPU |
| Q12HCPU | Q25HCPU | ||||
|
|
|
|
|
|
|
| |||||||
|
| Control method |
|
|
|
|
| Repetitive operation of stored program |
|
| ||||
|
| I/O control mode |
|
|
|
|
|
| Refresh mode |
|
| Direct I/O is possible by | ||
|
|
|
|
|
|
|
|
|
| direct I/O specification | ||||
|
|
|
|
|
|
|
|
|
|
|
|
|
| (DX , DY ) |
|
| Programming language |
|
|
| Relay symbol language, logic symbolic language, | ||||||||
|
| (Sequence control dedicated language) |
| MELSAP3 (SFC), | ||||||||||
|
|
|
| |||||||||||
|
| Processing speed |
| LD X0 | 0.079 | s |
| 0.034 | s |
| ||||
4 |
| (Sequence instruction) | MOV D0 D1 | 0.237 | s |
| 0.102 | s |
| |||||
| Total number of instructions |
|
|
|
|
| 360 |
|
|
| ||||
|
|
| (excluding intelligent function module dedicated instructions) | |||||||||||
|
|
|
|
|
|
| ||||||||
|
| Constant scan |
|
|
|
|
|
|
|
|
|
|
| Set parameter values to |
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
| (Function for setting the scan timer to fixed | 0.5 to 2000 ms (configurable in increments of 0.5 ms) | |||||||||||
|
| specify | ||||||||||||
|
| settings) |
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
| Program 2 | Program memory |
| 28k step |
| 60k step |
| 124k step | 252k step | ||||
|
| capacity | (Drive 0) |
|
|
|
|
| ||||||
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
| Program memory |
| 112 kbyte |
| 240 kbyte |
| 496 kbyte | 1008 kbyte | ||||
|
|
| (Drive 0) |
|
|
|
|
| ||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
| Memory card (RAM) |
| Capacity of loading memory cards(2Mbyte max.) |
| ||||||||
|
|
| (Drive 1) |
|
|
| For memory capacity, | |||||||
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
| Memory card (ROM) |
|
|
| Installed memory card capacity |
| refer to Section 7.1. | |||||
|
| Memory | (Drive 2) |
|
| (Flash card: 4 Mbyte max., ATA card: 32 Mbyte max.) |
| |||||||
|
| capacity | Standard RAM | 64kbyte |
| 128kbyte 5 |
| 256kbyte 3 | ||||||
|
|
| (Drive 3) |
|
|
|
| |||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
| Standard ROM |
| 112 kbyte |
| 240 kbyte |
| 496 kbyte | 1008 kbyte | ||||
|
|
| (Drive 4) |
|
|
|
|
| ||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
| CPU shared memory |
|
|
|
| 8 kbyte |
|
| ||||
|
|
| 4 |
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
| Program memory |
| 28 |
| 60 |
| 124 | 252 1 | ||||
|
|
| Memory card (RAM) |
|
|
| 256 |
|
|
| ||||
|
| Maximum number | Memory |
| Flash card |
|
|
| 288 |
|
|
| ||
|
| card |
| ATA card |
|
|
| 512 |
|
|
| |||
|
| of stored files | (ROM) |
|
|
|
|
|
|
| ||||
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
| Standard RAM |
|
|
| 2 |
|
|
| Only one file register and | |||
|
|
|
|
|
|
|
|
| one local device | |||||
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
| Standard ROM |
| 28 |
| 60 |
| 124 | 252 | ||||
|
| Standard ROM number of writings |
|
|
| Max. 100000 times |
| |||||||
|
| Number of I/O device points |
|
|
|
|
| 8192 points (X/Y0 to 1FFF) |
| Number of devices | ||||
|
|
|
|
|
|
|
| usable on program | ||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
| Number of occupied I/O points |
|
|
| 4096 points (X/Y0 to FFF) |
| Number of points | ||||||
|
|
|
|
|
| accesible to actual I/O | ||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
| modules |
1:124 is the maximum number of programs that can be executed on High Performance model QCPU.
2: The maximum number of sequence steps that can be executed for one program by the High Performance model QCPU with the parameters stored in another drive is calculated with the following expression.
(Program size) - (File header size (default: 34 steps))
Refer to the High Performance model QCPU User's Manual (Function Explanation, Program Fundamentals) for details on the program size and file.
3: The memory capacity of the Q12HCPU or Q25HCPU whose first five digits of serial No. are "02091" or earlier is 64K bytes. (Refer to Section 2.3 for the way to confirm the serial No.)
4:The CPU shared memory is not latched. The CPU shared memory is cleared when the power is turned on to the PLC or when the CPU module is reset.
5:The memory capacity of the Q02HCPU or Q06HCPU whose first five digits of serial No. are "04011" or earlier is 64K bytes. (Refer to Section 2.3 for the way to confirm the serial No.)
4 - 1 | 4 - 1 |