2MULTIPLE CPU SYSTEM
(d)Multiple CPU high speed transmission area
The area corresponding to the Multiple CPU high speed main base unit (Q3DB) and Multiple CPU high speed transmission that uses the drive system controllers including QnUD(H)CPU and Motion CPU.
The image chart of Multiple CPU high speed transmission area is shown below.
Refer to Section 2.3.2(1) for access to the Multiple CPU high speed transmission area of self CPU and other CPU.
|
| CPU No.1 |
|
U3E0\G10000 | CPU No.1 |
| |
Multiple CPU high |
| ||
|
|
| |
|
| speed transmission |
|
to |
| area |
|
U3E0\G | (Transmission) |
| |
| |||
|
| ||
U3E1\G10000 | CPU No.2 |
| |
Multiple CPU high |
| ||
|
|
| |
|
| speed transmission |
|
to |
| area |
|
U3E1\G | (Reception) |
| |
| |||
|
| ||
U3E2\G10000 | CPU No.3 |
| |
Multiple CPU high |
| ||
|
|
| |
|
| speed transmission |
|
to |
| area |
|
|
| (Reception) |
|
U3E2\G |
|
| |
U3E3\G10000 | CPU No.4 |
| |
Multiple CPU high |
| ||
|
|
| |
|
| speed transmission |
|
to |
| area |
|
|
| (Reception) |
|
U3E3\G |
|
|
CPU No.2 |
| CPU No.3 |
| CPU No.4 |
CPU No.1 |
| CPU No.1 |
| CPU No.1 |
Multiple CPU high |
| Multiple CPU high |
| Multiple CPU high |
speed transmission |
| speed transmission |
| speed transmission |
area |
| area |
| area |
(Reception) |
| (Reception) |
| (Reception) |
CPU No.2 |
|
|
|
|
| CPU No.2 |
| CPU No.2 | |
Multiple CPU high |
| Multiple CPU high |
| Multiple CPU high |
speed transmission |
| speed transmission |
| speed transmission |
area |
| area |
| area |
(Transmission) |
| (Reception) |
| (Reception) |
|
|
|
|
|
|
|
|
|
|
CPU No.3 |
| CPU No.3 |
| CPU No.3 |
Multiple CPU high |
| Multiple CPU high |
| Multiple CPU high |
speed transmission |
| speed transmission |
| speed transmission |
area |
| area |
| area |
(Reception) |
| (Transmission) |
| (Reception) |
|
| |||
|
|
|
|
|
|
|
|
|
|
CPU No.4 |
| CPU No.4 |
| CPU No.4 |
Multiple CPU high |
| Multiple CPU high |
| Multiple CPU high |
speed transmission |
| speed transmission |
| speed transmission |
area |
| area |
| area |
(Reception) |
| (Reception) |
| (Transmission) |
|
| |||
|
|
|
|
|
A : Data transmission size of each CPU (1k words in unit)
B : Size used in the automatic refresh of each CPU.
Refer to Section "2.3.2 Multiple CPU high speed transmission" for the size setting of A and B.
2 - 13