Boolean, Branching | Philips P89LPC907, P89LPC906, P89LPC908

	Philips Semiconductors					User’s Manual - Preliminary -

	INSTRUCTION SET				P89LPC906/907/908

		Mnemonic	Description	Bytes		Cycles	Hex
		Mnemonic	Description	Bytes		Cycles	code
							code

		MOV dir,#data	Move immediate to direct byte	3		2	75

		MOV @Ri,A	Move A to indirect memory	1		1	F6-F7

		MOV @Ri,dir	Move direct byte to indirect memory	2		2	A6-A7

		MOV @Ri,#data	Move immediate to indirect memory	2		1	76-77

		MOV DPTR,#data	Move immediate to data pointer	3		2	90

		MOVC A,@A+DPTR	Move code byte relative DPTR to A	1		2	93

		MOVC A,@A+PC	Move code byte relative PC to A	1		2	94

		MOVX A,@Ri	Move external data(A8) to A	1		2	E2-E3

		MOVX A,@DPTR	Move external data(A16) to A	1		2	E0

		MOVX @Ri,A	Move A to external data(A8)	1		2	F2-F3

		MOVX @DPTR,A	Move A to external data(A16)	1		2	F0

		PUSH dir	Push direct byte onto stack	2		2	C0

		POP dir	Pop direct byte from stack	2		2	D0

		XCH A,Rn	Exchange A and register	1		1	C8-CF

		XCH A,dir	Exchange A and direct byte	2		1	C5

		XCH A,@Ri	Exchange A and indirect memory	1		1	C6-C7

		XCHD A,@Ri	Exchange A and indirect memory nibble	1		1	D6-D7


			BOOLEAN

		Mnemonic	Description	Bytes		Cycles	Hex code

		CLR C	Clear carry	1		1	C3

		CLR bit	Clear direct bit	2		1	C2

		SETB C	Set carry	1		1	D3

		SETB bit	Set direct bit	2		1	D2

		CPL C	Complement carry	1		1	B3

		CPL bit	Complement direct bit	2		1	B2

		ANL C,bit	AND direct bit to carry	2		2	82

		ANL C,/bit	AND direct bit inverse to carry	2		2	B0

		ORL C,bit	OR direct bit to carry	2		2	72

		ORL C,/bit	OR direct bit inverse to carry	2		2	A0

		MOV C,bit	Move direct bit to carry	2		1	A2

		MOV bit,C	Move carry to direct bit	2		2	92


			BRANCHING

2003 Dec 8

101

Image 101

Philips P89LPC907, P89LPC906, P89LPC908 user manual Boolean, Branching

Contents

User Manual Table of Contents Power-On reset code execution Brownout Detection Power-On Detection Power Reduction Modes 103 List of Figures List of Figures P89LPC906 PIN Configurations Product Comparison Logic Symbols KB Code Flash Block Diagram P89LPC906CPU Oscillator Divider Uart Block Diagram P89LPC907Byte Data RAM Clock Data RAM Port Block Diagram P89LPC908 PIN Descriptions P89LPC906 P1.0 PIN Descriptions P89LPC907TxD P1.2 Keyboard Input P1.0 P1.5 PIN Descriptions P89LPC908P1.1 RxD Special function registers table P89LPC906 Special function registers MSB LSB Hex Special function registers table P89LPC907 CMP1 Cmpref TRIM.5 TRIM.4 TRIM.3 TRIM.2 TRIM.1 TRIM.0 WDCON# Special function registers table P89LPC908 KB2 KB6 KB5 KB4 TL0 Data Memory OrganizationSFR Code Clock Definitions Enhanced CPUCPU Clock Oscclk LOW Speed Oscillator Option P89LPC906 Clock Output P89LPC906 Oscillator Option SELECTION- P89LPC906ON-CHIP RC Oscillator Option Watchdog Oscillator Option BIT Symbol Function CPU Clock Cclk Wakeup DelayExternal Clock Input Option P89LPC906 CPU Clock Cclk Modification Divm Register High freq LOW Power Select P89LPC906Med freq Low freq CPU Clocks Interrupt Priority Structure Flag Bits Address Enable Bits Priority RankingSummary of Interrupts P89LPC906 Description Interrupt Arbitration External Interrupt PIN Glitch Suppression External Interrupt InputsSummary of Interrupts P89LPC907,P89LPC908 Description TI & RI Bopd EBO Rtcf Kbif Interrupts QUASI-BIDIRECTIONAL Output Configuration Port ConfigurationsNumber of I/O Pins Available Clock Source Reset Option RST Port latch data Open Drain Output Configuration PUSH-PULL Output Configuration INPUT-ONLY ConfigurationPort 0 Analog Functions Strong Port latch data Port pin Input data Glitch rejection Port Output Configuration P89LPC908 Port Output Configuration P89LPC906Port Output Configuration P89LPC907 Ports Ports TMOD.7 TmodTMOD.6 TMOD.3 Mode Overflows. ModeTamod P89LPC907 TAMOD.7-1 Tcon T0C/T = Overflow TLn THn TFn Interrupt T0 Pin PclkT0C/T = Overflow THn TFn TR0 ENT0 Pclk TH0 Timer Overflow Toggle Output P89LPC907Pclk TL0 Timers 0 REAL-TIME Clock Source UCFG1.2 UCFG1.1 UCFG1.0 Cclk Frequency RTC Clock Frequency FOSC2 FOSC1 FOSC0 RTCS10Xclk Divm Cclk WDT Oscillator/DIVM RC Oscillator/DIVMUndefined External clock/DIVM REAL-TIME Clock INTERRUPT/WAKE UP Reset Sources Affecting the REAL-TIME ClockChanging RTCS1-0 Rtccon REAL-TIME CLOCK/SYSTEM Timer Brownout Detection Brownout Options POWER-ON DetectionPower Reduction Modes Power Reduction Modes Pcon Pcona Power Monitoring Functions Modes Uart Baud Rate Generator and Selection SFR SpaceUpdating the BRGR1 and BRGR0 Sfrs SFR Locations for UARTs Brgcon Framing ErrorBreak Detect Scon Sstat More about Uart Mode Serial Port Mode 0 Double Buffering Must Be Disabled FE and RI when SM2 = 1 in Modes 2 Framing Error and RI in Modes 2 and 3 with SM2 =More about Uart Modes 2 PCON.6 RB8 SMOD0 Double Buffering in Different Modes Double Buffering Transmission with and without Double Buffering 9TH BIT BIT 8 in Double Buffering Modes 1, 2 Automatic Address Recognition Multiprocessor Communications Uart Uart Block Diagram of Reset POWER-ON Reset Code Execution Rstsrc Comparator Configuration Internal Reference Voltage Comparator and Power Reduction ModesComparator Interrupt CIN1A CO1 CMP1 Cmpref Comparator Configuration Example Analog Comparators Kbcon Kbpatn Kbmask Wdte Wdse Function Watchdog timer configurationWatchdog Function Feed Sequence Wdcon PRE2-PRE0 P89LPC906/907/908 Watchdog Timeout Values Prescaler Reset Pclk Watchdog Timer in Timer ModeWatchdog Control register Watchdog Clock Source Power Down OperationPrescaler CLK Watchdog Timer Watchdog Timer AUXR1 Software ResetDual Data Pointers Move code byte relative to Dptr to the accumulator MOVCA, @A+DPTRMOVXA, @DPTR MOVX@DPTR, a Using Flash AS Data Storage FeaturesGeneral Description Introduction to IAP-LITE Flash Program Memory Fmcon Assembly language routine to erase/program all or part of a Accessing Additional Flash Elements UCFG1 ERASE-PROGRAMMING Additional Flash ElementsReading Additional Flash Elements Fmadrl Conf P89LPC906 User Configuration BytesUCFG1 SECx User Security BytesAddress xxxxh Unprogrammed value 00h Bootstat Bootvec Logical Arithmetic Data Transfer Mnemonic Description Bytes Cycles Hex Code Branching Boolean B8-BF RetiD8-DF Miscellaneous 2003 Dec Initial release 104 Index Dual Data Pointers Port 0 12, 13 SFR 109 P89LPC906/907/908