TL0 | Philips P89LPC907, P89LPC906, P89LPC908 specs

Philips Semiconductors

User’s Manual - Preliminary -

GENERAL DESCRIPTION

P89LPC906/907/908

Name

Description

SFR

Bit Functions and Addresses

Reset Value

Address

MSB

LSB

Hex

Binary

TL0

Timer 0 Low

8AH

00H

00000000

TL1

Timer 1 Low

8BH

00H

00000000

TMOD

Timer 0 and 1 Mode

89H

-

-

T1M1

T1M0

-

-

T0M1

T0M0

00H

00000000

TRIM#

Internal Oscillator Trim Register

96H

-

-

TRIM.5

TRIM.4

TRIM.3

TRIM.2

TRIM.1

TRIM.0

Notes 4,5

WDCON#

Watchdog Control Register

A7H

PRE2

PRE1

PRE0

-

-

WDRUN

WDTOF

WDCLK

Notes 3,5

WDL#

Watchdog Load

C1H

FFH

11111111

WFEED1#

Watchdog Feed 1

C2H

WFEED2#

Watchdog Feed 2

C3H

Notes:

* SFRs are bit addressable.

#SFRs are modified from or added to the 80C51 SFRs. - Reserved bits, must be written with 0’s.

§ BRGR1 and BRGR0 must only be written if BRGEN in BRGCON SFR is ’0’. If any of them is written if BRGEN = 1, result is unpredictable.

Unimplemented bits in SFRs (labeled ’-’ ) are X (unknown) at all times. Unless otherwise specified, ones should not be written to these bits since they may be used for other purposes in future derivatives. The reset values shown for these bits are ’0’s although they are unknown when read.

1. All ports are in input only (high impendance) state after power-up.

2. The RSTSRC register reflects the cause of theP89LPC906/907/908 reset. Upon a power-up reset, all reset source flags are cleared except POF and BOF - the power-on reset value is xx110000.

3. After reset, the value is 111001x1, i.e., PRE2-PRE0 are all 1, WDRUN=1 and WDCLK=1. WDTOF bit is 1 after watchdog reset and is 0 after power-on reset. Other resets will not affect WDTOF.

4. On power-on reset, the TRIM SFR is initialized with a factory preprogrammed value. Other resets will not cause initialization of the TRIM register.

5. The only reset source that affects these SFRs is power-on reset.

2003 Dec 8

23

Image 23

Philips P89LPC907, P89LPC906, P89LPC908 user manual TL0

Contents

User Manual Table of Contents Power-On reset code execution Brownout Detection Power-On Detection Power Reduction Modes 103 List of Figures List of Figures P89LPC906 PIN Configurations Product Comparison Logic Symbols Oscillator Divider Block Diagram P89LPC906KB Code Flash CPU Clock Block Diagram P89LPC907Uart Byte Data RAM Data RAM Port Block Diagram P89LPC908 PIN Descriptions P89LPC906 P1.2 PIN Descriptions P89LPC907P1.0 TxD RxD PIN Descriptions P89LPC908Keyboard Input P1.0 P1.5 P1.1 Special function registers table P89LPC906 Special function registers MSB LSB Hex Special function registers table P89LPC907 CMP1 Cmpref TRIM.5 TRIM.4 TRIM.3 TRIM.2 TRIM.1 TRIM.0 WDCON# Special function registers table P89LPC908 KB2 KB6 KB5 KB4 TL0 Code Memory OrganizationData SFR LOW Speed Oscillator Option P89LPC906 Enhanced CPUClock Definitions CPU Clock Oscclk Watchdog Oscillator Option Oscillator Option SELECTION- P89LPC906Clock Output P89LPC906 ON-CHIP RC Oscillator Option CPU Clock Cclk Modification Divm Register CPU Clock Cclk Wakeup DelayBIT Symbol Function External Clock Input Option P89LPC906 Low freq LOW Power Select P89LPC906High freq Med freq CPU Clocks Interrupt Arbitration Flag Bits Address Enable Bits Priority RankingInterrupt Priority Structure Summary of Interrupts P89LPC906 Description TI & RI External Interrupt InputsExternal Interrupt PIN Glitch Suppression Summary of Interrupts P89LPC907,P89LPC908 Description Bopd EBO Rtcf Kbif Interrupts RST Port ConfigurationsQUASI-BIDIRECTIONAL Output Configuration Number of I/O Pins Available Clock Source Reset Option Port latch data Open Drain Output Configuration Strong Port latch data Port pin Input data Glitch rejection INPUT-ONLY ConfigurationPUSH-PULL Output Configuration Port 0 Analog Functions Port Output Configuration P89LPC908 Port Output Configuration P89LPC906Port Output Configuration P89LPC907 Ports Ports TMOD.3 TmodTMOD.7 TMOD.6 TAMOD.7-1 Overflows. ModeMode Tamod P89LPC907 Tcon THn TFn PclkT0C/T = Overflow TLn THn TFn Interrupt T0 Pin T0C/T = Overflow TR0 ENT0 Pclk TH0 Timer Overflow Toggle Output P89LPC907Pclk TL0 Timers 0 REAL-TIME Clock Source Divm Cclk FOSC2 FOSC1 FOSC0 RTCS10UCFG1.2 UCFG1.1 UCFG1.0 Cclk Frequency RTC Clock Frequency Xclk External clock/DIVM RC Oscillator/DIVMWDT Oscillator/DIVM Undefined REAL-TIME Clock INTERRUPT/WAKE UP Reset Sources Affecting the REAL-TIME ClockChanging RTCS1-0 Rtccon REAL-TIME CLOCK/SYSTEM Timer Brownout Detection Brownout Options POWER-ON DetectionPower Reduction Modes Power Reduction Modes Pcon Pcona Power Monitoring Functions Modes Uart SFR Locations for UARTs SFR SpaceBaud Rate Generator and Selection Updating the BRGR1 and BRGR0 Sfrs Brgcon Framing ErrorBreak Detect Scon Sstat More about Uart Mode Serial Port Mode 0 Double Buffering Must Be Disabled PCON.6 RB8 SMOD0 Framing Error and RI in Modes 2 and 3 with SM2 =FE and RI when SM2 = 1 in Modes 2 More about Uart Modes 2 Double Buffering in Different Modes Double Buffering Transmission with and without Double Buffering 9TH BIT BIT 8 in Double Buffering Modes 1, 2 Automatic Address Recognition Multiprocessor Communications Uart Uart Block Diagram of Reset POWER-ON Reset Code Execution Rstsrc Comparator Configuration CIN1A CO1 CMP1 Cmpref Comparator and Power Reduction ModesInternal Reference Voltage Comparator Interrupt Comparator Configuration Example Analog Comparators Kbcon Kbpatn Kbmask Wdte Wdse Function Watchdog timer configurationWatchdog Function Feed Sequence Wdcon PRE2-PRE0 P89LPC906/907/908 Watchdog Timeout Values Control register Watchdog Timer in Timer ModePrescaler Reset Pclk Watchdog CLK Power Down OperationWatchdog Clock Source Prescaler Watchdog Timer Watchdog Timer AUXR1 Software ResetDual Data Pointers MOVX@DPTR, a MOVCA, @A+DPTRMove code byte relative to Dptr to the accumulator MOVXA, @DPTR Introduction to IAP-LITE FeaturesUsing Flash AS Data Storage General Description Flash Program Memory Fmcon Assembly language routine to erase/program all or part of a Accessing Additional Flash Elements UCFG1 ERASE-PROGRAMMING Additional Flash ElementsReading Additional Flash Elements Fmadrl Conf P89LPC906 User Configuration BytesUCFG1 Unprogrammed value 00h User Security BytesSECx Address xxxxh Bootstat Bootvec Logical Arithmetic Data Transfer Mnemonic Description Bytes Cycles Hex Code Branching Boolean Miscellaneous RetiB8-BF D8-DF 2003 Dec Initial release 104 Index Dual Data Pointers Port 0 12, 13 SFR 109 P89LPC906/907/908