Development Mezzanine Card Connectors | Emerson PMPPC7448 instruction

Table 10-5

Table 10-

Development Mezzanine Card:Connectors

It is useful to have these numbers available when you contact Technical Support or Test and

Repair Services at Emerson Network Power.

CONNECTORS

The DMC has the following connectors:

P1: This 80-pin PCB-to-PCB female connector on the bottom side of the DMC routes memory, CPLD, and CPU signals from the PmPPC7448 to the DMC for development use. See

2 for the pin assignments.

P2: This mini-USB 9-pin connector provides the EIA-232 interface. See Table 10-3for the pin assignments.

P3: The 14-pin COP/JTAG interface header allows software development to the Freescale

MPC7448. Refer to Table 10-4for the pin assignments.

P4: The CPLD JTAG header provides access to the CPLD programming interface. Refer to for the pin assignments.

P5-P6:The DMC 10/100 fast Ethernet RJ-45 connectors are not used for the PmPPC7448.

P1 Connector Pin Assignments

Figure 10-2:DMC P1 PCB-to-PCB Connector

40

80

Table 10-2:DMC P1 Connector Pin Assignments

Pin:	Signal:	Pin:	Signal:
1	3.3 V	2	CPLD_TCK

3	GND	4	Not connected
5	Not connected	6	DMC_CS*
7	DMC_OE*	8	WE0*

9	LA17	10	LA16

11	LA15	12	LA14

13	LA13	14	LA12

15	LA11	16	LA10

17	LA9	18	LA8

1

41

10006757-02

PmPPC7448 User’s Manual

10-3

Image 91

Emerson PMPPC7448 user manual Development Mezzanine Card Connectors, P1 Connector Pin Assignments

Contents

PmPPC7448 PowerPC-Based Processor PMC Module Revision Level Principal Changes Date FCC Rules and Regulations Part Regulatory Agency Warnings & NoticesEMC Compliance Product Manufacturer’s NameModel Name/Number Contents Contents Acronyms Blank Figures Viii Tables Blank Registers Xii Overview Components and Features Development Mezzanine Card DMC Overview Components and Features Functional Overview Overview Functional Overview Physical Memory MAP Overview Physical Memory Map EBFF,FFFF Hex Physical Access Address Mode Description See Product Certification Type SpecificationOverview Additional Information Additional Information EMC UL Certification Device / Interface Document RoHS ComplianceTerminology and Notation Technical References Document Device / Interface Intel StrataFlash Embedded Memory P30 Datasheet Blank Width Depth Height top side Height bottom side SetupElectrostatic Discharge PMPPC7448 Circuit Board C325 Setup PmPPC7448 Circuit Board PLD P14 Connectors 3LED Locations, Bottom LEDs Front Panel Front Panel Switch Reset PMPPC7448 Setup Setup PmPPC7448 Setup Environment Range Relative Humidity Power RequirementsEnvironmental Considerations Risk of damage to the board PMC Installing the Module Troubleshooting Setup TroubleshootingBaseboard Technical Support 8Serial Number and Product ID on Bottom Side Product Repair Setup Troubleshooting Central Processing Unit Category MPC7448 Key Features Register Default After Initialization Hex Processor ResetProcessor Initialization Hardware Implementation Dependent 0 Register Central Processing Unit Processor Initialization Central Processing Unit Processor Initialization Hardware Implementation Dependent 1 Register Exception Handling Central Processing Unit Exception Handling Priority Exception Post-Instruction Execution Exception Processing Central Processing Unit Exception ProcessingMachine State Register FE0 FE1 FP Exception Mode Cache Memory Central Processing Unit Cache MemoryL1 Cache L2 Cache Central Processing Unit Cache Memory User Flash On-Card Memory ConfigurationBoot Memory Configuration Jumper Function Options Default Configuration ON-CARD Sdram On-Card Memory Configuration On-Card SdramNvram Allocation Window Size On-Card Memory Configuration Nvram AllocationAddress Offset hex Name Bytes Blank XOR System Controller Memory Interface System Controller CPU InterfaceCPU Interface CPU Interface Registers Internal Sram System Controller Device Controller InterfaceDevice Controller Interface Internal Idma Controller Timer/CounterSystem Controller Internal Idma Controller Device Control Registers PCI Read/Write PCI Configuration SpaceSystem Controller PCI Interface PCI Subsystem Device and Vendor ID Assignment Sdram Size PCI BUS Control Signals System Controller PCI Bus Control SignalsPCI Interface Registers Eready Ready PRESENT* Present P11 and P12 Pin Assignments System Controller PMC Connector PinoutsPMC Connector Pinouts Pin P11 Signal P12 Signal P13 and P14 Pin Assignments Pin P13 Signal P14 Signal 6PMC Connector PMC Connector Inbound Doorbells System Controller Doorbell RegistersDoorbell Registers Outbound Doorbells MHZ BUS Operation Watchdog TimerReset System Controller 66 MHz Bus Operation MV64460 Ethernet Registers Ethernet Interface Ethernet Address Ethernet Interface Ethernet AddressEthernet Connection P1 Mini-B USB Pin Description RJ45 Pin Pin SignalEthernet Interface Ethernet Connection P1 Cable may result in a disconnection Blank Cpld Reset RegistersReset Event Register RER Reset Command Register RCR SCL Cpld Reset Registers Interrupt Registers Cpld Interrupt Registers Interrupt Pending Register IPR Interrupt Enable Register IER Revision Registers Cpld Product ID Register PIRProduct ID Register PIR Eready Register Erdy PLD Version Register PVR Cpld Board Configuration RegistersBoard Configuration Registers Hardware Version Register HVR Reserved Boot Blank Serial DMA Sdma Channels BRGx Configuration RegisterSerial Input/Output MULTI-PROTOCOL Serial Controllers Mpsc Connection BRGx Tuning RegisterSerial Input/Output I2C Interface I2C Interface Mini-USB Pin Description DB9 Pin Serial Input/Output I/O Connection Blank Real-Time Clock Block DiagramOperation Clock Operation Real-Time Clock Clock OperationAddress Data Function/Range Don’t care bit Blank DMC Circuit Board Development Mezzanine Card Serial Numbers Development Mezzanine Card DMC Circuit Board Connectors Development Mezzanine Card ConnectorsP1 Connector Pin Assignments OUT Dmcoe P2 EIA-232 Interface 3DMC P2 Mini-USB Connector PMPPC7448 to DMC Jtag Development Mezzanine Card PmPPC7448 to DMC JtagP3 JTAG/COP 6DMC P4 Jtag Chain Header P4 Jtag Chain Header DMC Jumpers JP1 Development Mezzanine Card DMC Jumpers JP1 Development Mezzanine Card Debug/Status LEDs Jumper Setting RegisterDEBUG/STATUS Leds DMC Setup Development Mezzanine Card DMC SetupInstalling the DMC Card DMC Location on PmPPC7448 Development Mezzanine Card Troubleshooting 10-14 Monitor COMMAND-LINE Features Monitor Basic Operation Power-up/Reset SequenceBasic Operation 2Power-up/Reset Sequence Flowchart Recovering the Monitor Monitor Monitor Recovery and UpdatesPost Diagnostic Results Monitor Recovery and Updates Updating the Monitor via Tftp PCI1 Restoring the PmPPC7448 Monitor Using the KatanaQP Verify that the checksum is correct Resetting Environment Variables Accessing the Console Over Ethernet Monitor Accessing the Console Over EthernetMonitor Command Reference Boot Commands Monitor Boot Commands Bootv BootelfBootm Bootp Memory Commands Monitor Memory Commands Find Definition mm .b, .w, .l address Flinfo Monitor Flash CommandsFlash Commands Erase Eeprom Monitor EEPROM/I2C CommandsEEPROM/I2C Commands Protect Imm Icrc32Iloop Imd Environment Parameter Commands Monitor Environment Parameter CommandsTest Commands Other Commands Monitor Other Commands Enumpci Crc32Date Echo Loop HelpIminfo Isdram Ping PciRun Environment Variables Monitor Environment Variables Bootfile Variable Description Motorola S-Record Monitor TroubleshootingDownload Formats Binary 11-26 PrPMC AcronymsCPSB GbE RMA Index Contents, table Cpld registers -1 to 11-17 Index UL certifications Blank 10006757-02 E R S O N. C O N S I D E R I T S O L V E D