![](/images/new-backgrounds/1105252/10525231x1.webp)
![](/images/new-backgrounds/1105252/10525231xi2.webp)
![](/images/new-backgrounds/1105252/10525231xi3.webp)
![](/images/new-backgrounds/1105252/10525231xi4.webp)
Overview: Components and Features![](/images/new-backgrounds/1105252/10525231xi6.webp)
![](/images/new-backgrounds/1105252/10525231xi7.webp)
![](/images/new-backgrounds/1105252/10525231xi8.webp)
![](/images/new-backgrounds/1105252/10525231xi9.webp)
![](/images/new-backgrounds/1105252/10525231xi10.webp)
![](/images/new-backgrounds/1105252/10525231xi11.webp)
![](/images/new-backgrounds/1105252/10525231xi12.webp)
![](/images/new-backgrounds/1105252/10525231xi13.webp)
![](/images/new-backgrounds/1105252/10525231xi14.webp)
![](/images/new-backgrounds/1105252/10525231xi15.webp)
![](/images/new-backgrounds/1105252/10525231xi16.webp)
![](/images/new-backgrounds/1105252/10525231xi17.webp)
![](/images/new-backgrounds/1105252/10525231xi18.webp)
![](/images/new-backgrounds/1105252/10525231xi19.webp)
![](/images/new-backgrounds/1105252/10525231xi20.webp)
![](/images/new-backgrounds/1105252/10525231xi21.webp)
![](/images/new-backgrounds/1105252/10525231xi22.webp)
![](/images/new-backgrounds/1105252/10525231xi23.webp)
Note: GbE ports (0 and 1) are routed through the PHYs directly to connector P14. Therefore, magnetics are required on the Rear Transition Module (RTM) or baseboard.
CPLD: The PmPPC7448 uses a Complex Programmable Logic Device (CPLD) to implement various
RTC: The
Development Mezzanine Card (DMC):
The DMC is a custom, optional
PmPPC7448 User’s Manual |