|
|
|
|
| Fault Code Descriptions |
|
|
|
|
|
|
Table |
|
|
|
| |
|
|
|
|
|
|
Error |
| Fault Type |
|
|
|
| H=Hardware |
|
|
| |
Code | Fault Source(s) | S=Software | Fault Description | Possible Causes | |
|
|
|
|
|
|
0040 | Programming | S | This code indicates that the PV100S |
|
|
| Software |
| has detected that the system is in |
|
|
|
|
| Programming mode. This fault does |
|
|
|
|
| not indicate any malfunction with the |
|
|
|
|
| PV100S, but is merely an indication |
|
|
|
|
| that the system software is in the |
|
|
|
|
| process of being downloaded into the |
|
|
|
|
| EEPROMs of the CCU2. |
|
|
|
|
|
|
|
|
0041 | State Invalid | S | The state machine implemented | • | Internal RAM error |
|
|
| within the CCU2 system software | • | CPU error |
|
|
| governs the operation of the PV100S. |
|
|
|
|
| This fault indicates that the PV100S |
|
|
|
|
| has detected an unknown system |
|
|
|
|
| variable and has encountered an |
|
|
|
|
| invalid state. |
|
|
|
|
|
|
|
|
0042 | Serial EEPROM | S | This fault indicates that the PV100S | • | Internal ROM error |
| Write Error |
| has detected a serial EEPROM write | • | CPU error |
|
|
| error. The CCU2 controller board |
|
|
|
|
| performs a verification check of data |
|
|
|
|
| written to ROM compared to what is |
|
|
|
|
| read back. |
|
|
|
|
|
|
|
|
0043 | Serial EEPROM | S | This fault indicates that the PV100S | • | Internal ROM error |
| Timeout |
| has detected that when writing data to | • | CPU error |
|
|
| the serial EEPROM, a confirmation |
|
|
|
|
| timer of 300mS has expired. |
|
|
|
|
|
|
|
|
0044 | Bad NOVRAM | S | This fault indicates that the PV100S | • | Internal NOVRAM |
| Memory |
| has detected that one of the two non- |
| error |
|
|
| volatile memory banks on the CCU2 | • | CPU error |
|
|
| controller board has failed. The |
|
|
|
|
| CCU2 performs a series of tests to |
|
|
|
|
| confirm the validity of the |
|
|
|
|
| NOVRAM, and one of the two banks |
|
|
|
|
| has produced errors. |
|
|
|
|
|
|
| |
0045 | Interrupt 2 Timeout | S | This fault indicates that the PV100S | • Internal A to D | |
|
|
| has detected that an interrupt 2 |
| converter error |
|
|
| timeout has occurred. The CCU2 | • | CPU error |
|
|
| controller board performs a |
|
|
|
|
| conversion validation of |
|
|
|
|
| digital data within the A to D |
|
|
|
|
| converters. If validation of the |
|
|
|
|
| conversion is not performed within |
|
|
|
|
| 500mS, an interrupt 2 timeout fault |
|
|
|
|
| will occur. |
|
|
|
|
|
|
|
|
152379 Rev C |
