Manuals
/
Xilinx
/
Computer Equipment
/
Switch
Xilinx
DS610
manual
DC and Switching Characteristics
Models:
DS610
1
58
98
98
Download
98 pages
12.94 Kb
55
56
57
58
59
60
61
62
Specs
DC Electrical Characteristics
Data Sheet
Signal Standard Inputs Outputs
Ifddelayvalue =
Symbol Description Conditions
Configuration
Set/Reset Times
Setup Times for the DSP48A
Package Pins by Type
Page 58
Image 58
DC and Switching Characteristics
R
58
www.xilinx.com
DS610-3
(v2.0) July 16, 2007
Product Specification
Page 57
Page 59
Page 58
Image 58
Page 57
Page 59
Contents
DS610-2 v2.0 July 16
Product Specification
DS610-1 v2.0 July 16
DS610-3 v2.0 July 16
Data Sheet
Introduction
Features
Spartan-3A and Spartan-3A DSP Fpga Differences
Capabilities
Configuration
Architectural Overview
Introduction and Ordering Information
519 227
DCM
CS484 FG676 Device CSG484 FGG676 User Diff XC3SD1800A
XC3SD3400A
Standard Packaging
Package Marking
Ordering Information
Pb-Free Packaging
Revision History
Date Version Revision
Introduction and Ordering Information
Added Low-power options no changes to this module
DS610-2 v2.0 July 16
Functional Description
Absolute Maximum Ratings
DC Electrical Characteristics
Symbol Description Conditions Min Max Units
Absolute Maximum Ratings
Supply Voltage Thresholds for Power-On Reset
Power Supply Specifications
DC and Switching Characteristics
Symbol Description Min Max Units
Symbol Description Test Conditions Min Typ Max Units
General DC Characteristics for I/O Pins
= GND
Quiescent Current Requirements
Quiescent Supply Current Characteristics
Typical2 Commercial Industrial Symbol Description Device
Maximum2
CCO for Drivers
Single-Ended I/O Standards
Attribute Min Nom Max
Test Logic Level Conditions
Test Logic Level Conditions Characteristics
Attribute
Attribute Max Min
Iostandard Attribute CCO for Drivers
Differential I/O Standards
Min Nom Max Min mV Nom mV Max mV
Iostandard Attribute Min mV Typ mV Max mV
Device DNA Data Retention, Read Endurance
Device DNA Identifier Memory Characteristics
Symbol Description Minimum Units
External Termination Requirements for Differential I/O
Switching Characteristics
Software Version Requirements
Spartan-3A DSP Speed File Version History
Sign Up for Alerts on Xilinx MySupport
Spartan-3A DSP v1.29 Speed Grade Designations
Rate, without DCM
Timing
Pin-to-Pin Clock-to-Output Times for the IOB Output Path
At the Output pin. The DCM is not Use
Ifddelayvalue =
Hold Times
Set/Reset Pulse Width
Symbol Description Conditions
Device Min Units Setup Times
Speed Grade
Ioplid
PCI333 PCI663
Single-Ended Standards
Lvttl LVCMOS33 LVCMOS25 LVCMOS18 LVCMOS15 LVCMOS12
Differential Standards
Asynchronous Output Enable/Disable Times
Set/Reset Times
Timing for the IOB Three-State Path
QuietIO 27.67
QuietIO
QuietIO 25.92
QuietIO 24.97
LVDS25 LVDS33 BLVDS25 MINILVDS25 MINILVDS33 LVPECL25
Inputs Only
Test Methods for Timing Measurement at I/Os
Signal Standard Inputs Outputs
Timing Measurement Methodology
Inputs
Differential
RT Ω
Vicm +
Equivalent VCCO/GND Pairs per Bank
Simultaneously Switching Output Guidelines
Device CS484 FG676 XC3SD1800A XC3SD3400A
Package Type
Signal Standard Top, Bottom Left, Right
CS484, FG676
QuietIO PCI333 PCI663
Differential Standards Number of I/O Pairs or Channels
CLB Slicem Timing
Configurable Logic Block CLB Timing
Clock Timing
CLB Shift Register Switching Characteristics
Clock Buffer/Multiplexer Switching Characteristics
Clock Distribution Switching Characteristics
Block RAM Timing
Block RAM Timing
Clock Frequency
Setup Times of Data Pins to the Pipeline Register Clock
Setup Times for the DSP48A
Speed Grade Symbol Description
DSP48A Timing
Combinatorial Delays from Input Pins to Output Pins
Clock to Out from Pipeline Register Clock to Output Pins
Clock to Out from Input Register Clock to Output Pins
Maximum Frequency
Digital Clock Manager DCM Timing
Delay-Locked Loop DLL
Input Clock Jitter Tolerance Delay Path Variation4
Recommended Operating Conditions for the DLL
Speed Grade Symbol Description
Digital Frequency Synthesizer DFS
Switching Characteristics for the DFS
Speed Grade Symbol Description Units Min Max
Recommended Operating Conditions for the DFS
Phase Shifting Range
Phase Shifter PS
Switching Characteristics for the PS in Variable Phase Mode
Miscellaneous DCM Timing
DNA Port Timing
Dnaport Interface Timing
Entering Suspend Mode
Suspend Mode Timing
Entering Suspend Mode Exiting Suspend Mode
Symbol Description Min Typ Max Units
General Configuration Power-On/Reconfigure Timing
Configuration and Jtag Timing
All Speed Grades Symbol Description Device Min Max Units
Cclk clock period by
Configuration Clock Cclk Characteristics
Master Mode Cclk Output Period by ConfigRate Option Setting
11.2
Equivalent Cclk clock frequency
Master Mode Cclk Output Minimum Low and High Time
Slave Mode Cclk Input Low and High Time
Cclk Low and High time
Slave All Speed Grades Symbol Description
Master Serial and Slave Serial Mode Timing
Min Max Units Clock-to-Output Times
Slave Parallel Mode Timing
Serial Peripheral Interface SPI Configuration Timing
Symbol Description Minimum
Symbol Description Requirement Units
Setup time on M20 mode pins before the rising edge of Initb
Byte Peripheral Interface BPI Configuration Timing
Symbol Description Minimum Maximum Units
Hold time on M20 mode pins after the rising edge of Initb
Parallel NOR Flash Prom read access time
Symbol Description Requirement Units
Parallel NOR Flash Prom output-enable time
Parallel NOR Flash Prom chip-select time
Ieee 1149.1/1553 Jtag Test Access Port Timing
INTEST, EXTEST, Sample
Diffhstli and Diffhstliii to , , and . Updated Tmds DC
DSP48A timing in and Table
DC and Switching Characteristics
Pin Types
Types of Pins on Spartan-3A DSP FPGAs
Type/Color Description Pin Names in Type Code
Power and Ground Supply Pins by Package
Package Pins by Type
Pinout Descriptions Types of Pins on Spartan-3A DSP FPGAs
Maximum User I/O by Package
Spartan-3A DSP Package Thermal Characteristics
Package Thermal Characteristics
Pinout Descriptions
Spartan-3A DSP CS484 Pinout
CS484 484-Ball Chip-Scale Ball Grid Array
Pinout Table
Bank Pin Name CS484 Type Ball
Pinout Descriptions Spartan-3A DSP CS484 Pinout
AA4
VCCO1
AA3 Dual
AA6 Input
VCCO2 Vcco
VCCO2 AA5 Vcco AA9
VCCO2
AA1 Vref
GND AA7
VCCO3 Vcco
GND AB1
Jtag
Vccaux Progb Config Done
Vccaux TCK
Vccaux TMS Jtag TDO
User I/Os Per Bank for the XC3SD1800A in the CS484 Package
User I/Os by Bank
Footprint Migration Differences
User I/Os Per Bank for the XC3SD3400A in the CS484 Package
CS484 Footprint
Left Half of Package top view
Right Half of CS484 Package top view
Spartan-3A DSP FG676 Pinout for
FG676 676-Ball Fine-Pitch Ball Grid Array
Pinout Table
Spartan-3A DSP FG676 Pinout for XC3SD1800A Fpga
IOL26P0/GCLK6
IOL26N0/GCLK7
IOL33P1/RHCLK4
IOL30N1/RHCLK1
IOL30P1/RHCLK0
IOL31P1/RHCLK2
IOL17P2/RDWRB
IOL27P2/GCLK0
AF5
AF3
AF4
AF7 Input
IOL30N2/MOSI/CSIB
IP2/VREF2 AB6 Vref
AB9
IOL02N2/CSOB AA7 Dual IP2/VREF2 AA9 Vref
IOL34P3/LHCLK4
IOL33P3/LHCLK2
IOL34N3/LHCLK5
IOL35N3/LHCLK7
AD1
AE1 Input
AE2 Vref
AD2
GND AD3 AD8
Vccaux Progb Config TDI Jtag TDO
GND AF1 AF6
GND AA1 AA6
Top 128 Right
User I/Os by Bank
User I/Os Per Bank for the XC3SD1800A in the FG676 Package
519 314
FG676 Footprint
FG676 Package Footprint for XC3SD1800A Fpga top view
TDO
IOL16P0 G15 IOL08N0 G17 IOL02P0/VREF0
Spartan-3A DSP FG676 Pinout for XC3SD3400A Fpga
Bank XC3SD3400A Pin Name FG676 Type Ball
IOL01P0 G20
VCCO0 Vcco IOL01P1/HDC
IP1/VREF1
IOL34P1/IRDY1/RHCLK6
IOL58N1 G22 IOL51P1 G23 IOL51N1 G24 DS610-4 v2.0 July 16
T25
IOL05N1 AC25 IOL06P1
IOL12P2 Y10
IOL40N2 AC19 IOL41N2 AC20 IOL45N2 AC21 IO2 AC22
IOL23N2 AC11 IOL21N2 AC12 IP2 AC13
IOL29N2 AC14 IOL30P2 AC15 IOL38P2 AC16 IP2 AC17
VCCO2 AF7 Vcco AE5
IOL36N3 IOL37P3
IOL53P3 IOL53N3 IP3
IOL32P3/LHCLK0 Lhclk IOL32N3/LHCLK1 IOL35P3/TRDY2/LHCLK6
IOL10N3 IOL03N3 IP3
IP3/VREF3 Vref
AA3 IP3/VREF3 AA5 Vref VCCO3 Vcco AB2 GND
GND AB3
GND AD3 AD5 AD8
GND AC5 AC7
GND AA1 AA4 AA6
Vccaux AF2 AB4 AB5
Vccint AA8
Top 111 Right
Vref are on Input pins
User I/Os Per Bank for the XC3SD3400A in the FG676 Package
Bottom 112 Left
FG676 Package Footprint for XC3SD3400A Fpga top view
Pinout Descriptions
VCCO0 VREF1
FG676 Footprint Migration Differences
VREF1
Migration Recommendations
Pinout Descriptions FG676 Footprint Migration Differences
SPARTAN-3A DSP
Fpga and XC3SD3400A Fpga . Minor edits
Pinout Descriptions
Top
Page
Image
Contents