VCCO0 Vcco IOL01P1/HDC, IP1/VREF1 | Xilinx DS610 guide

Pinout Descriptions

R

Table 65: Spartan-3A DSP FG676 Pinout for

XC3SD3400A FPGA (Continued)

	Bank	XC3SD3400A Pin Name	FG676	Type
	Bank	XC3SD3400A Pin Name	Ball	Type
			Ball
	0	IO_L05P_0	D22	I/O

	0	IO_L06P_0	D23	I/O

	0	IO_L44P_0	C5	I/O

	0	IO_L41N_0	C6	I/O

	0	IO_L42N_0	C7	I/O

	0	IO_L40P_0	C8	I/O

	0	IO_L34P_0	C10	I/O

	0	IO_L32P_0	C11	I/O

	0	IO_L30N_0	C12	I/O

	0	IO_L28N_0/GCLK11	C13	GCLK

	0	IO_L22N_0	C15	I/O

	0	IO_L21N_0	C16	I/O

	0	IO_L19P_0	C17	I/O

	0	IO_L17N_0	C18	I/O

	0	IO_L11N_0	C20	I/O

	0	IO_L09P_0	C21	I/O

	0	IO_L05N_0	C22	I/O

	0	IO_L06N_0	C23	I/O

	0	IO_L51N_0	B3	I/O

	0	IO_L45N_0	B4	I/O

	0	IO_L41P_0	B6	I/O

	0	IO_L42P_0	B7	I/O

	0	IO_L38N_0	B8	I/O

	0	IO_L36N_0	B9	I/O

	0	IO_L33N_0	B10	I/O

	0	IO_L29N_0	B12	I/O

	0	IO_L28P_0/GCLK10	B13	GCLK

	0	IO_L26P_0/GCLK6	B14	GCLK

	0	IO_L23P_0	B15	I/O

	0	IO_L19N_0	B17	I/O

	0	IO_L18P_0	B18	I/O

	0	IO_L15P_0	B19	I/O

	0	IO_L14P_0/VREF_0	B20	VREF

	0	IO_L09N_0	B21	I/O

	0	IO_L07P_0	B23	I/O

	0	IO_L51P_0	A3	I/O

	0	IO_L45P_0	A4	I/O

	0	IO_L38P_0	A8	I/O

	0	IO_L36P_0	A9	I/O

Table 65: Spartan-3A DSP FG676 Pinout for

XC3SD3400A FPGA (Continued)

	Bank	XC3SD3400A Pin Name	FG676	Type
	Bank	XC3SD3400A Pin Name	Ball	Type
			Ball
	0	IO_L33P_0	A10	I/O

	0	IO_L29P_0	A12	I/O

	0	IP_0	A13	INPUT

	0	IO_L26N_0/GCLK7	A14	GCLK

	0	IO_L23N_0	A15	I/O

	0	IP_0	A17	INPUT

	0	IO_L18N_0	A18	I/O

	0	IO_L15N_0	A19	I/O

	0	IO_L14N_0	A20	I/O

	0	IO_L07N_0	A22	I/O

	0	VCCO_0	H11	VCCO

	0	VCCO_0	H16	VCCO

	0	VCCO_0	E8	VCCO

	0	VCCO_0	E13	VCCO

	0	VCCO_0	E19	VCCO

	0	VCCO_0	B5	VCCO

	0	VCCO_0	B11	VCCO

	0	VCCO_0	B16	VCCO

	0	VCCO_0	B22	VCCO

	0	VCCO_0	A7	VCCO
	1	IO_L01P_1/HDC	Y20	DUAL

	1	IO_L01N_1/LDC2	Y21	DUAL

	1	IO_L13P_1	Y22	I/O

	1	IO_L13N_1	Y23	I/O

	1	IO_L15P_1	Y24	I/O

	1	IO_L15N_1	Y25	I/O

	1	IP_1	Y26	INPUT

	1	IO_L04P_1	W20	I/O

	1	IO_L04N_1	W21	I/O

	1	IO_L18P_1	W23	I/O

	1	IO_L08P_1	V18	I/O

	1	IO_L08N_1	V19	I/O

	1	SUSPEND	V20	PWRMGMT

	1	IO_L10P_1	V21	I/O

	1	IO_L18N_1	V22	I/O

	1	IO_L21P_1	V23	I/O

	1	IO_L19P_1	V24	I/O

	1	IO_L19N_1	V25	I/O

	1	IP_1/VREF_1	V26	VREF

84	www.xilinx.com	DS610-4 (v2.0) July 16, 2007
		Product Specification

Image 84

Xilinx DS610 manual VCCO0 Vcco IOL01P1/HDC, IP1/VREF1

Contents

Product Specification DS610-1 v2.0 July 16DS610-2 v2.0 July 16 DS610-3 v2.0 July 16 Data Sheet Features IntroductionSpartan-3A and Spartan-3A DSP Fpga Differences Configuration Architectural OverviewCapabilities Introduction and Ordering Information DCM CS484 FG676 Device CSG484 FGG676 User Diff XC3SD1800A519 227 XC3SD3400A Package Marking Ordering InformationStandard Packaging Pb-Free Packaging Revision History Date Version Revision Introduction and Ordering Information Added Low-power options no changes to this module DS610-2 v2.0 July 16 Functional Description DC Electrical Characteristics Symbol Description Conditions Min Max UnitsAbsolute Maximum Ratings Absolute Maximum Ratings Power Supply Specifications DC and Switching CharacteristicsSupply Voltage Thresholds for Power-On Reset Symbol Description Min Max Units General DC Characteristics for I/O Pins Symbol Description Test Conditions Min Typ Max Units= GND Quiescent Supply Current Characteristics Typical2 Commercial Industrial Symbol Description DeviceQuiescent Current Requirements Maximum2 Single-Ended I/O Standards CCO for DriversAttribute Min Nom Max Test Logic Level Conditions Characteristics AttributeTest Logic Level Conditions Attribute Max Min Differential I/O Standards Iostandard Attribute CCO for DriversMin Nom Max Min mV Nom mV Max mV Iostandard Attribute Min mV Typ mV Max mV Device DNA Identifier Memory Characteristics Symbol Description Minimum UnitsDevice DNA Data Retention, Read Endurance External Termination Requirements for Differential I/O Switching Characteristics Software Version Requirements Sign Up for Alerts on Xilinx MySupport Spartan-3A DSP Speed File Version HistorySpartan-3A DSP v1.29 Speed Grade Designations Timing Pin-to-Pin Clock-to-Output Times for the IOB Output PathRate, without DCM At the Output pin. The DCM is not Use Ifddelayvalue = Hold Times Symbol Description Conditions Device Min Units Setup TimesSet/Reset Pulse Width Speed Grade Ioplid Single-Ended Standards Lvttl LVCMOS33 LVCMOS25 LVCMOS18 LVCMOS15 LVCMOS12PCI333 PCI663 Differential Standards Set/Reset Times Asynchronous Output Enable/Disable TimesTiming for the IOB Three-State Path QuietIO 27.67 QuietIO QuietIO 25.92 QuietIO 24.97 LVDS25 LVDS33 BLVDS25 MINILVDS25 MINILVDS33 LVPECL25 Inputs Only Signal Standard Inputs Outputs Timing Measurement MethodologyTest Methods for Timing Measurement at I/Os Inputs RT Ω DifferentialVicm + Simultaneously Switching Output Guidelines Equivalent VCCO/GND Pairs per BankDevice CS484 FG676 XC3SD1800A XC3SD3400A Signal Standard Top, Bottom Left, Right Package TypeCS484, FG676 QuietIO PCI333 PCI663 Differential Standards Number of I/O Pairs or Channels Configurable Logic Block CLB Timing CLB Slicem TimingClock Timing Clock Buffer/Multiplexer Switching Characteristics CLB Shift Register Switching CharacteristicsClock Distribution Switching Characteristics Block RAM Timing Block RAM TimingClock Frequency Setup Times for the DSP48A Speed Grade Symbol DescriptionSetup Times of Data Pins to the Pipeline Register Clock DSP48A Timing Clock to Out from Pipeline Register Clock to Output Pins Clock to Out from Input Register Clock to Output PinsCombinatorial Delays from Input Pins to Output Pins Maximum Frequency Delay-Locked Loop DLL Input Clock Jitter Tolerance Delay Path Variation4Digital Clock Manager DCM Timing Recommended Operating Conditions for the DLL Speed Grade Symbol Description Switching Characteristics for the DFS Speed Grade Symbol Description Units Min MaxDigital Frequency Synthesizer DFS Recommended Operating Conditions for the DFS Phase Shifter PS Switching Characteristics for the PS in Variable Phase ModePhase Shifting Range Miscellaneous DCM Timing DNA Port Timing Dnaport Interface Timing Suspend Mode Timing Entering Suspend Mode Exiting Suspend ModeEntering Suspend Mode Symbol Description Min Typ Max Units Configuration and Jtag Timing General Configuration Power-On/Reconfigure TimingAll Speed Grades Symbol Description Device Min Max Units Configuration Clock Cclk Characteristics Master Mode Cclk Output Period by ConfigRate Option SettingCclk clock period by 11.2 Master Mode Cclk Output Minimum Low and High Time Slave Mode Cclk Input Low and High TimeEquivalent Cclk clock frequency Cclk Low and High time Master Serial and Slave Serial Mode Timing Slave All Speed Grades Symbol DescriptionMin Max Units Clock-to-Output Times Slave Parallel Mode Timing Serial Peripheral Interface SPI Configuration Timing Symbol Description Minimum Symbol Description Requirement Units Byte Peripheral Interface BPI Configuration Timing Symbol Description Minimum Maximum UnitsSetup time on M20 mode pins before the rising edge of Initb Hold time on M20 mode pins after the rising edge of Initb Symbol Description Requirement Units Parallel NOR Flash Prom output-enable timeParallel NOR Flash Prom read access time Parallel NOR Flash Prom chip-select time Ieee 1149.1/1553 Jtag Test Access Port Timing INTEST, EXTEST, Sample Diffhstli and Diffhstliii to , , and . Updated Tmds DC DSP48A timing in and Table DC and Switching Characteristics Types of Pins on Spartan-3A DSP FPGAs Pin TypesType/Color Description Pin Names in Type Code Package Pins by Type Pinout Descriptions Types of Pins on Spartan-3A DSP FPGAsPower and Ground Supply Pins by Package Maximum User I/O by Package Package Thermal Characteristics Spartan-3A DSP Package Thermal CharacteristicsPinout Descriptions CS484 484-Ball Chip-Scale Ball Grid Array Pinout TableSpartan-3A DSP CS484 Pinout Bank Pin Name CS484 Type Ball Pinout Descriptions Spartan-3A DSP CS484 Pinout VCCO1 AA3 DualAA4 AA6 Input VCCO2 AA5 Vcco AA9 VCCO2VCCO2 Vcco AA1 Vref VCCO3 Vcco GND AA7GND AB1 Vccaux Progb Config Done Vccaux TCKJtag Vccaux TMS Jtag TDO User I/Os by Bank Footprint Migration DifferencesUser I/Os Per Bank for the XC3SD1800A in the CS484 Package User I/Os Per Bank for the XC3SD3400A in the CS484 Package CS484 Footprint Left Half of Package top view Right Half of CS484 Package top view FG676 676-Ball Fine-Pitch Ball Grid Array Pinout TableSpartan-3A DSP FG676 Pinout for Spartan-3A DSP FG676 Pinout for XC3SD1800A Fpga IOL26P0/GCLK6 IOL26N0/GCLK7 IOL30N1/RHCLK1 IOL30P1/RHCLK0IOL33P1/RHCLK4 IOL31P1/RHCLK2 IOL17P2/RDWRB IOL27P2/GCLK0 AF3 AF4AF5 AF7 Input IP2/VREF2 AB6 Vref AB9IOL30N2/MOSI/CSIB IOL02N2/CSOB AA7 Dual IP2/VREF2 AA9 Vref IOL33P3/LHCLK2 IOL34N3/LHCLK5IOL34P3/LHCLK4 IOL35N3/LHCLK7 AE1 Input AE2 VrefAD1 AD2 Vccaux Progb Config TDI Jtag TDO GND AF1 AF6GND AD3 AD8 GND AA1 AA6 User I/Os by Bank User I/Os Per Bank for the XC3SD1800A in the FG676 PackageTop 128 Right 519 314 FG676 Footprint FG676 Package Footprint for XC3SD1800A Fpga top view TDO Spartan-3A DSP FG676 Pinout for XC3SD3400A Fpga Bank XC3SD3400A Pin Name FG676 Type BallIOL16P0 G15 IOL08N0 G17 IOL02P0/VREF0 IOL01P0 G20 VCCO0 Vcco IOL01P1/HDC IP1/VREF1 IOL34P1/IRDY1/RHCLK6 IOL58N1 G22 IOL51P1 G23 IOL51N1 G24 DS610-4 v2.0 July 16 IOL05N1 AC25 IOL06P1 T25IOL12P2 Y10 IOL23N2 AC11 IOL21N2 AC12 IP2 AC13 IOL29N2 AC14 IOL30P2 AC15 IOL38P2 AC16 IP2 AC17IOL40N2 AC19 IOL41N2 AC20 IOL45N2 AC21 IO2 AC22 VCCO2 AF7 Vcco AE5 IOL53P3 IOL53N3 IP3 IOL36N3 IOL37P3IOL32P3/LHCLK0 Lhclk IOL32N3/LHCLK1 IOL35P3/TRDY2/LHCLK6 IP3/VREF3 Vref IOL10N3 IOL03N3 IP3AA3 IP3/VREF3 AA5 Vref VCCO3 Vcco AB2 GND GND AD3 AD5 AD8 GND AC5 AC7GND AB3 GND AA1 AA4 AA6 Vccaux AF2 AB4 AB5 Vccint AA8 Vref are on Input pins User I/Os Per Bank for the XC3SD3400A in the FG676 PackageTop 111 Right Bottom 112 Left FG676 Package Footprint for XC3SD3400A Fpga top view Pinout Descriptions VCCO0 VREF1 FG676 Footprint Migration Differences VREF1 Migration Recommendations Pinout Descriptions FG676 Footprint Migration Differences SPARTAN-3A DSP Fpga and XC3SD3400A Fpga . Minor edits Pinout Descriptions