IP2/VREF2 AB6 Vref, AB9, IOL30N2/MOSI/CSIB | Xilinx DS610 instruction

Pinout Descriptions

R

Table 63: Spartan-3A DSP FG676 Pinout for

XC3SD1800A FPGA (Continued)

	Bank	XC3SD1800A Pin Name	FG676	Type
	Bank	XC3SD1800A Pin Name	Ball	Type
			Ball
	2	IO_L41N_2	AC20	I/O

	2	IO_L45N_2	AC21	I/O

	2	IO_2	AC22	I/O

	2	IP_2/VREF_2	AB6	VREF

	2	IO_L14N_2	AB7	I/O

	2	IO_L15P_2	AB9	I/O

	2	IO_L21P_2	AB12	I/O

	2	IP_2	AB13	INPUT

	2	IO_L30N_2/MOSI/CSI_B	AB15	DUAL

	2	IO_L38N_2	AB16	I/O

	2	IO_L47P_2	AB18	I/O

	2	IO_L02N_2/CSO_B	AA7	DUAL

	2	IP_2/VREF_2	AA9	VREF

	2	IO_L12N_2	AA10	I/O

	2	IO_L17N_2/VS2	AA12	DUAL

	2	IO_L25P_2/GCLK12	AA13	GCLK

	2	IO_L27N_2/GCLK1	AA14	GCLK

	2	IO_L34P_2/INIT_B	AA15	DUAL

	2	IO_L43P_2	AA17	I/O

	2	IO_L47N_2	AA18	I/O

	2	IP_2/VREF_2	AA20	VREF

	2	IP_2	AD5	INPUT

	2	IP_2	AD23	INPUT

	2	IP_2	AC5	INPUT

	2	IP_2	AC7	INPUT

	2	IP_2	AC18	INPUT

	2	IP_2/VREF_2	AB10	VREF

	2	IP_2	AB20	INPUT

	2	IP_2	AA19	INPUT

	2	IP_2	AF2	INPUT

	2	IP_2	AB17	INPUT

	2	IP_2	Y8	INPUT

	2	IP_2	Y11	INPUT

	2	IP_2	Y18	INPUT

	2	IP_2/VREF_2	Y19	VREF

	2	IP_2	W18	INPUT

	2	IP_2	AA8	INPUT

	2	VCCO_2	W11	VCCO

	2	VCCO_2	W16	VCCO

Table 63: Spartan-3A DSP FG676 Pinout for

XC3SD1800A FPGA (Continued)

	Bank	XC3SD1800A Pin Name	FG676	Type
	Bank	XC3SD1800A Pin Name	Ball	Type
			Ball
	2	VCCO_2	AE5	VCCO

	2	VCCO_2	AE11	VCCO

	2	VCCO_2	AE16	VCCO

	2	VCCO_2	AE22	VCCO

	2	VCCO_2	AB8	VCCO

	2	VCCO_2	AB14	VCCO

	2	VCCO_2	AB19	VCCO

	3	IO_L53P_3	Y1	I/O

	3	IO_L53N_3	Y2	I/O

	3	IP_L54P_3	Y3	INPUT

	3	IO_L57P_3	Y5	I/O

	3	IO_L57N_3	Y6	I/O

	3	IP_L50P_3	W1	INPUT

	3	IP_L50N_3/VREF_3	W2	VREF

	3	IO_L52P_3	W3	I/O

	3	IO_L52N_3	W4	I/O

	3	IO_L63N_3	W6	I/O

	3	IO_L63P_3	W7	I/O

	3	IO_L47P_3	V1	I/O

	3	IO_L47N_3	V2	I/O

	3	IP_L46N_3	V4	INPUT

	3	IO_L49N_3	V5	I/O

	3	IO_L59N_3	V6	I/O

	3	IO_L59P_3	V7	I/O

	3	IO_L61N_3	V8	I/O

	3	IO_L44P_3	U1	I/O

	3	IO_L44N_3	U2	I/O

	3	IP_L46P_3	U3	INPUT

	3	IO_L42N_3	U4	I/O

	3	IO_L49P_3	U5	I/O

	3	IO_L51N_3	U6	I/O

	3	IO_L56P_3	U7	I/O

	3	IO_L56N_3	U8	I/O

	3	IO_L61P_3	U9	I/O

	3	IO_L38P_3	T3	I/O

	3	IO_L38N_3	T4	I/O

	3	IO_L42P_3	T5	I/O

	3	IO_L51P_3	T7	I/O

	3	IO_L48N_3	T9	I/O

76	www.xilinx.com	DS610-4 (v2.0) July 16, 2007
		Product Specification

Image 76

Xilinx DS610 manual IP2/VREF2 AB6 Vref, AB9, IOL30N2/MOSI/CSIB, IOL02N2/CSOB AA7 Dual IP2/VREF2 AA9 Vref, IOL27N2/GCLK1

Contents

Product Specification DS610-1 v2.0 July 16DS610-2 v2.0 July 16 DS610-3 v2.0 July 16 Data Sheet Introduction FeaturesSpartan-3A and Spartan-3A DSP Fpga Differences Configuration Architectural OverviewCapabilities Introduction and Ordering Information DCM CS484 FG676 Device CSG484 FGG676 User Diff XC3SD1800A519 227 XC3SD3400A Package Marking Ordering InformationStandard Packaging Pb-Free Packaging Revision History Date Version Revision Introduction and Ordering Information Added Low-power options no changes to this module DS610-2 v2.0 July 16 Functional Description DC Electrical Characteristics Symbol Description Conditions Min Max UnitsAbsolute Maximum Ratings Absolute Maximum Ratings Power Supply Specifications DC and Switching CharacteristicsSupply Voltage Thresholds for Power-On Reset Symbol Description Min Max Units Symbol Description Test Conditions Min Typ Max Units General DC Characteristics for I/O Pins= GND Quiescent Supply Current Characteristics Typical2 Commercial Industrial Symbol Description DeviceQuiescent Current Requirements Maximum2 CCO for Drivers Single-Ended I/O StandardsAttribute Min Nom Max Test Logic Level Conditions Characteristics AttributeTest Logic Level Conditions Attribute Max Min Iostandard Attribute CCO for Drivers Differential I/O StandardsMin Nom Max Min mV Nom mV Max mV Iostandard Attribute Min mV Typ mV Max mV Device DNA Identifier Memory Characteristics Symbol Description Minimum UnitsDevice DNA Data Retention, Read Endurance External Termination Requirements for Differential I/O Switching Characteristics Software Version Requirements Spartan-3A DSP Speed File Version History Sign Up for Alerts on Xilinx MySupportSpartan-3A DSP v1.29 Speed Grade Designations Timing Pin-to-Pin Clock-to-Output Times for the IOB Output PathRate, without DCM At the Output pin. The DCM is not Use Ifddelayvalue = Hold Times Symbol Description Conditions Device Min Units Setup TimesSet/Reset Pulse Width Speed Grade Ioplid Single-Ended Standards Lvttl LVCMOS33 LVCMOS25 LVCMOS18 LVCMOS15 LVCMOS12PCI333 PCI663 Differential Standards Asynchronous Output Enable/Disable Times Set/Reset TimesTiming for the IOB Three-State Path QuietIO 27.67 QuietIO QuietIO 25.92 QuietIO 24.97 LVDS25 LVDS33 BLVDS25 MINILVDS25 MINILVDS33 LVPECL25 Inputs Only Signal Standard Inputs Outputs Timing Measurement MethodologyTest Methods for Timing Measurement at I/Os Inputs Differential RT ΩVicm + Equivalent VCCO/GND Pairs per Bank Simultaneously Switching Output GuidelinesDevice CS484 FG676 XC3SD1800A XC3SD3400A Package Type Signal Standard Top, Bottom Left, RightCS484, FG676 QuietIO PCI333 PCI663 Differential Standards Number of I/O Pairs or Channels CLB Slicem Timing Configurable Logic Block CLB TimingClock Timing CLB Shift Register Switching Characteristics Clock Buffer/Multiplexer Switching CharacteristicsClock Distribution Switching Characteristics Block RAM Timing Block RAM TimingClock Frequency Setup Times for the DSP48A Speed Grade Symbol DescriptionSetup Times of Data Pins to the Pipeline Register Clock DSP48A Timing Clock to Out from Pipeline Register Clock to Output Pins Clock to Out from Input Register Clock to Output PinsCombinatorial Delays from Input Pins to Output Pins Maximum Frequency Delay-Locked Loop DLL Input Clock Jitter Tolerance Delay Path Variation4Digital Clock Manager DCM Timing Recommended Operating Conditions for the DLL Speed Grade Symbol Description Switching Characteristics for the DFS Speed Grade Symbol Description Units Min MaxDigital Frequency Synthesizer DFS Recommended Operating Conditions for the DFS Phase Shifter PS Switching Characteristics for the PS in Variable Phase ModePhase Shifting Range Miscellaneous DCM Timing DNA Port Timing Dnaport Interface Timing Suspend Mode Timing Entering Suspend Mode Exiting Suspend ModeEntering Suspend Mode Symbol Description Min Typ Max Units General Configuration Power-On/Reconfigure Timing Configuration and Jtag TimingAll Speed Grades Symbol Description Device Min Max Units Configuration Clock Cclk Characteristics Master Mode Cclk Output Period by ConfigRate Option SettingCclk clock period by 11.2 Master Mode Cclk Output Minimum Low and High Time Slave Mode Cclk Input Low and High TimeEquivalent Cclk clock frequency Cclk Low and High time Slave All Speed Grades Symbol Description Master Serial and Slave Serial Mode TimingMin Max Units Clock-to-Output Times Slave Parallel Mode Timing Serial Peripheral Interface SPI Configuration Timing Symbol Description Minimum Symbol Description Requirement Units Byte Peripheral Interface BPI Configuration Timing Symbol Description Minimum Maximum UnitsSetup time on M20 mode pins before the rising edge of Initb Hold time on M20 mode pins after the rising edge of Initb Symbol Description Requirement Units Parallel NOR Flash Prom output-enable timeParallel NOR Flash Prom read access time Parallel NOR Flash Prom chip-select time Ieee 1149.1/1553 Jtag Test Access Port Timing INTEST, EXTEST, Sample Diffhstli and Diffhstliii to , , and . Updated Tmds DC DSP48A timing in and Table DC and Switching Characteristics Pin Types Types of Pins on Spartan-3A DSP FPGAsType/Color Description Pin Names in Type Code Package Pins by Type Pinout Descriptions Types of Pins on Spartan-3A DSP FPGAsPower and Ground Supply Pins by Package Maximum User I/O by Package Spartan-3A DSP Package Thermal Characteristics Package Thermal CharacteristicsPinout Descriptions CS484 484-Ball Chip-Scale Ball Grid Array Pinout TableSpartan-3A DSP CS484 Pinout Bank Pin Name CS484 Type Ball Pinout Descriptions Spartan-3A DSP CS484 Pinout VCCO1 AA3 DualAA4 AA6 Input VCCO2 AA5 Vcco AA9 VCCO2VCCO2 Vcco AA1 Vref GND AA7 VCCO3 VccoGND AB1 Vccaux Progb Config Done Vccaux TCKJtag Vccaux TMS Jtag TDO User I/Os by Bank Footprint Migration DifferencesUser I/Os Per Bank for the XC3SD1800A in the CS484 Package User I/Os Per Bank for the XC3SD3400A in the CS484 Package CS484 Footprint Left Half of Package top view Right Half of CS484 Package top view FG676 676-Ball Fine-Pitch Ball Grid Array Pinout TableSpartan-3A DSP FG676 Pinout for Spartan-3A DSP FG676 Pinout for XC3SD1800A Fpga IOL26P0/GCLK6 IOL26N0/GCLK7 IOL30N1/RHCLK1 IOL30P1/RHCLK0IOL33P1/RHCLK4 IOL31P1/RHCLK2 IOL17P2/RDWRB IOL27P2/GCLK0 AF3 AF4AF5 AF7 Input IP2/VREF2 AB6 Vref AB9IOL30N2/MOSI/CSIB IOL02N2/CSOB AA7 Dual IP2/VREF2 AA9 Vref IOL33P3/LHCLK2 IOL34N3/LHCLK5IOL34P3/LHCLK4 IOL35N3/LHCLK7 AE1 Input AE2 VrefAD1 AD2 Vccaux Progb Config TDI Jtag TDO GND AF1 AF6GND AD3 AD8 GND AA1 AA6 User I/Os by Bank User I/Os Per Bank for the XC3SD1800A in the FG676 PackageTop 128 Right 519 314 FG676 Footprint FG676 Package Footprint for XC3SD1800A Fpga top view TDO Spartan-3A DSP FG676 Pinout for XC3SD3400A Fpga Bank XC3SD3400A Pin Name FG676 Type BallIOL16P0 G15 IOL08N0 G17 IOL02P0/VREF0 IOL01P0 G20 VCCO0 Vcco IOL01P1/HDC IP1/VREF1 IOL34P1/IRDY1/RHCLK6 IOL58N1 G22 IOL51P1 G23 IOL51N1 G24 DS610-4 v2.0 July 16 T25 IOL05N1 AC25 IOL06P1IOL12P2 Y10 IOL23N2 AC11 IOL21N2 AC12 IP2 AC13 IOL29N2 AC14 IOL30P2 AC15 IOL38P2 AC16 IP2 AC17IOL40N2 AC19 IOL41N2 AC20 IOL45N2 AC21 IO2 AC22 VCCO2 AF7 Vcco AE5 IOL36N3 IOL37P3 IOL53P3 IOL53N3 IP3IOL32P3/LHCLK0 Lhclk IOL32N3/LHCLK1 IOL35P3/TRDY2/LHCLK6 IOL10N3 IOL03N3 IP3 IP3/VREF3 VrefAA3 IP3/VREF3 AA5 Vref VCCO3 Vcco AB2 GND GND AD3 AD5 AD8 GND AC5 AC7GND AB3 GND AA1 AA4 AA6 Vccaux AF2 AB4 AB5 Vccint AA8 Vref are on Input pins User I/Os Per Bank for the XC3SD3400A in the FG676 PackageTop 111 Right Bottom 112 Left FG676 Package Footprint for XC3SD3400A Fpga top view Pinout Descriptions VCCO0 VREF1 FG676 Footprint Migration Differences VREF1 Migration Recommendations Pinout Descriptions FG676 Footprint Migration Differences SPARTAN-3A DSP Fpga and XC3SD3400A Fpga . Minor edits Pinout Descriptions