Manuals / Xilinx / Computer Equipment / Computer Hardware

Xilinx ML561 manual QDR2R,W,DLLOFFN

Models: ML561

1 140

Download 140 pages 58.4 Kb

Page 26

Chapter 3: Hardware Description

Table 3-6describes all the signals associated with QDRII component memories.

R

Table 3-6:QDRII Component Signal Summary

Board Signal Name(s)	Bits	Description

QDR2_SA[18:0]	19	QDRII Address

QDR2_CK_BY0_3_[P,N],	4	QDRII Differential Clock
QDR2_CK_BY4_7_[P,N]

QDR2_[R,W,DLL_OFF]_N	3	QDRII Control Signals

QDR2_D_BY[3:0]_B[8:0],	42	QDRII Write Data, Strobes, and Byte Write: Bytes 3:0
QDR2_K_BY0_3_[P,N],
QDR2_BW_BY[3:0]

QDR2_Q_BY[3:0]_B[8:0],	38	QDRII Read Data and Strobes: Bytes 3:0
QDR2_CQ_BY0_3_[P,N]

QDR2_D_BY[7:4]_B[8:0],	42	QDRII Write Data, Strobes, and Byte Write: Bytes 7:4
QDR2_K_BY4_7_[P,N],
QDR2_BW_BY[3:0]

QDR2_Q_BY[7:4]_B[8:0],	38	QDRII Read Data and Strobes: Bytes 7:4
QDR2_CQ_BY4_7_[P,N]

Notes:

1. QDR2_SA[18] is incorrectly labeled QDR2_NC_A3 in the ML561 schematics and layout file.

XAPP853: QDR II SRAM Interface for Virtex-5 Devices and its corresponding demo are included on the CD shipped with the ML561 Tool Kit.

For a complete list of FPGA #3 signals and their pin locations, refer to Appendix A, “FPGA Pinouts.”

Table 3-7describes all signals associated with RLDRAM II devices.

Table 3-7:RLDRAM II Component Signal Summary

Board Signal Name(s)	Bits	Description

RLD2_A[19:0], RLD2_BA[2:0]	23	RLDRAM II Address

RLD2_CK_BY0_1 _[P,N]	2	RLDRAM II Differential Clock

RLD2_CK_BY2_3 _[P,N]	2	RLDRAM II Differential Clock

RLD2_CS_BY[0_1,2_3]_N, RLD2_[REF,WE]_N,	8	RLDRAM II Control Signals
RLD2_DM_BY[0_1,2_3]_N, RLD2_QVLD_BY[0_1,2_3]

RLD2_DQ_BY[1:0]_B[8:0], RLD2_DK_BY0_1_[P,N],	24	RLDRAM II Data and Strobes: Bytes 1:0
RLD2_QK_BY[1:0]_[P,N]

RLD2_DQ_BY[3:2]_B[8:0], RLD2_DK_BY0_1_[P,N],	24	RLDRAM II Data and Strobes: Bytes 3:2
RLD2_QK_BY[3:2]_[P,N]

XAPP852, RLDRAM II Memory Interface for Virtex-5 FPGAs and its corresponding demo are included on the CD shipped with the ML561 Tool Kit.

26	www.xilinx.com	Virtex-5 FPGA ML561 User Guide
		UG199 (v1.2) April 19, 2008

Image 26

Xilinx ML561 manual QDR2R,W,DLLOFFN

Contents

Virtex-5 Fpga ML561 Memory Interfaces Development Board UG199 v1.2 April 19Revision History Date Version RevisionTable of Contents Electrical Requirements Appendix B Bill of Materials Appendix C LCD Interface Virtex-5 Fpga ML561 User Guide Additional Documentation Guide ContentsAbout This Guide Additional Support Resources Preface About This GuideTypographical ConventionsTerminology Online DocumentVirtex-5 Fpga ML561 User Guide Introduction About the Virtex-5 Fpga ML561 Memory Interfaces Tool KitVirtex-5 Fpga ML561 Memory Interfaces Development Board IntroductionVirtex-5 Fpga ML561 Memory Interfaces Development Board 2Virtex-5 Fpga ML561 Development BoardIntroduction Documentation and Reference Design CD Initial Board Check Before Applying PowerGetting Started Applying Power to the Board Getting StartedHardware Description Hardware Overview1ML561 XC5VLX50T-FFG1136 Board Placement Diagram Hardware DescriptionHardware Overview MemoriesDDR400 Sdram Components DDR2 Sdram Components Rldram II DevicesMemory Details Memory DetailsDDR400 and DDR2 Component Memories DDR1RAS,CAS,WEN, DDR1CKE DDR2ODT10, DDR2RAS,CAS,WENDDR2 Sdram Dimm DDR2DIMM15CNTLPAR DDR2DIMMRAS,CAS,WE,RESETNDimm DDR2DIMM15CNTLPARERRQdrii and Rldram II Memories QDR2R,W,DLLOFFN Clocks External InterfacesRS-232 MHz Clock MHz Lvpecl ClockSMA Clock MHz System ACE Controller Oscillator DIP SwitchUser I/Os GTP ClocksLight Emitting Diodes LEDs Seven-Segment Display Signal MappingSeven-Segment Displays PushbuttonsSoft Touch Probe Points Power On or Off Slide SwitchPower Measurement Header Liquid Crystal Display Connector Power Regulation Power RegulationPower Distribution Voltage Regulators 10PTH05010 Voltage Regulator16Manual Voltage Margining Output VoltageBoard Design Considerations Board Design Considerations 11ML561 Revision a PCB Stack-Up19ML561 Revision a PCB Controlled Impedance TOPPower Consumption Electrical RequirementsTotal Power Consumed Total Available PowerPower Consumed DDR400 Component Interface CurrentPower Modules Capacity Stack-Up 2Power Planes Voltage Regulator Module VRM PartElectrical Requirements Current Power Excess Device Description Quantity Power Consumption3ML561 Power Plane Capacities Power Consumed by Power PlaneElectrical Requirements 3ML561 Power Plane Capacities Total Power Consumed 53.2 Power Consumption 3ML561 Power Plane CapacitiesCurrent Power Excess Device Description Fpga #21 Fpga Internal Power Budget4ML561 Fpga Power Estimate Summary Signal Integrity Recommendations Termination and Transmission Line Summaries2DDR2 Sdram Dimm Terminations Signal Fpga Driver HSTLIDCI18 5RLDRAM II Terminations SignalHSTLI18 HSTLIIDCI18Signal Integrity Recommendations Configuration Configuration ModesJtag Port Configuration 1Configuration ModesJtag Chain Parallel IV Cable PortSystem ACE Interface Configuration ML561 Hardware-Simulation Correlation IntroductionTest Setup ML561 Hardware-Simulation CorrelationTest Setup 1Single Trapezoid Eye Mask DefinitionSignal Integrity Correlation Results 2Two Triangular Eye Mask Definitions for VIH and VIL2DDR2 Component Write Operation Correlation Results Signal Integrity Correlation ResultsDDR2 Component Write Operation Measurement3DIP12 Settings Description Voltage mV Voltage mV Time ns UG199c711071007 5DDR2 Component Read Operation Correlation Results DDR2 Component Read OperationFpga SSTL18IIDCII Time ns UG199c715071107 UG199c717071007 UG199c719071007 DDR2 Dimm Write Operation DDR2 DIMM, 75 Ω ODT8DIP12 Settings Description Noise Margin Overshoot / Undershoot MeasurementUG199c722071107 UG199c724071107 UG199c726071007 UG199c729071007 DDR2 Dimm Read Operation 10DDR2 Dimm Read Operation Correlation Results DVW %UG199c731071107 1800.0 1600.0 1400.0 1200.0 1000.0 UG199c735071007 UG199c737071007 12 Qdrii Write Operation Correlation Results Qdrii Write OperationFpga HSTLI18 800.0 600.0 400.0 200.0 000 Probe 3C7.1 at pin 1200.0 1600.0 UG199c742071107 UG199c744070907 3100.0 2600.0 2100.0 1600.0 1100.0 14QDRII Read Operation Correlation Results Qdrii Read OperationFpga HSTLIDCI18 UG199c749071107 1900.0 1700.0 1500.0 1300.0 1100.0 UG199c753070907 UG199c755070907 Noise Margin Overshoot Operation Summary and RecommendationsSummary and Recommendations 16Summary of Worst-Case SI Characteristics How to Generate a User-Specific Fpga Ibis Model How to Generate a User-Specific Fpga Ibis ModelML561 Hardware-Simulation Correlation Fpga Pinouts Fpga #1 PinoutTable A-1FPGA #1 Pinout Signal Name Fpga #1 Clock and Reset Signals FPGA2TOFPGA1MIITXDATA0 FPGA2TOFPGA1MIITXCLKFPGA3TOFPGA1MIITXCLK FPGA3TOFPGA1MIITXDATA0Fpga #1 Pinout Table A-1FPGA #1 Pinout Signal Name Fpga #2 Pinout DDR2DIMM3CKE0 DDR2DIMM3CK2PDDR2DIMMDQBY0B4 DDR2DIMMDQBY0B5DDR2DIMMDQBY4B5 DDR2DIMMDQBY4B4DDR2DIMMDQBY7B7 DDR2DIMMDQCB07B0DDR2DIMMDQBY11B6 DDR2DIMM5CS0NDDR2DIMMDQBY11B5 DDR2DIMM5CS1N DDR2DIMM5ODT0 AA9 DDR2DIMMDQBY11B7Table A-2FPGA #2 Pinout Signal Name Fpga #2 Pinout Table A-2FPGA #2 Pinout Signal Name Fpga #2 Clock and Reset SignalsFPGA2DIP1 FPGA2DIP0FPGA2SOFTTOUCHBY1B7 FPGA2SPYHOLEBK15FPGA2TXP0BK120 FPGA2USBDTRN FPGA2TXN0BK120 FPGA2USBCTSNFPGA2TXN1BK120 FPGA2USBDSRN FPGA2TXP1BK120 FPGA2USBRSTNTable A-3FPGA #3 Pinout Signal Name Qdrii Memory Interface Fpga #3 PinoutQDR2DBY0B6 QDR2DBY0B5QDR2DBY4B1 QDR2DBY4B2QDR2DBY7B7 QDR2DBY7B6QDR2QBY3B2 QDR2QBY3B3QDR2QBY6B8 QDR2QBY6B7QDR2QBY7B4 QDR2QBY7B5RLD2DBY0B8 RLD2DQBY0B2 RLD2DBY1B0 RLD2DBY0B5 RLD2DMBY23N RLD2DBY0B6 RLD2DQBY0B0RLD2DBY0B7 RLD2DQBY0B1 RLD2DQBY0B3CLKTOFPGA3MGTN EXTCLKTOFPGA3N FPGA3RESETNINRLD2DQBY3B4 RLD2DQBY3B7 RLD2DQBY3B5 RLD2DQBY3B8 RLD2DQBY3B6 CLKTOFPGA3MGTP EXTCLKTOFPGA3PTable A-3FPGA #3 Pinout Signal Name Bill of Materials Table B-1Bill of MaterialsAppendix B Bill of Materials Table B-1Bill of Materials 4A LDOVirtex-5 Fpga ML561 User Guide 117 Appendix B Bill of Materials Display Hardware Design LCD InterfaceGeneral Appendix C LCD Interface Hardware Schematic DiagramTable C-1Display Controller Specifications Parameter Hardware Schematic Diagram Peripheral Device KS071364128EFCBC-XLP Block Diagram Controller Operation Table C-2 LCD Panel124 Controller LCD Panel Connections Controller Power Supply Circuits Figure C-5Power Supply CircuitsOperation Example of the 64128EFCBC-3LP Figure C-6LCD Controller Initialization FlowOFF Reference Voltage Parameter α Table C-4Resistor Value SettingsTable C-5 Reference Voltage Parameters Instruction Set Table C-6Display InstructionsHardware Schematic Diagram Table C-6Display Instructions Set page addressAppendix C LCD Interface Table C-6Display Instructions EONRead/Write Characteristics 6800 Mode ERDLCD Panel Used in Full Graphics Mode Design ExamplesLCD Panel Used in Character Mode Display Command ByteDisplay Data Byte Figure C-10Block RAM Organization Figure C-11LCD Character Generator Controller Array Connector Numbering C D E F G H140