Manuals / Xilinx / Computer Equipment / Computer Hardware

Xilinx ML561 manual Noise Margin Overshoot / Undershoot Measurement, 8DIP12 Settings Description

Models: ML561

1 140

Download 140 pages 58.4 Kb

Page 71

R

Signal Integrity Correlation Results

Table 7-7:DDR2 DIMM Write Operation Correlation Results

		DVW	ISI	Noise Margin	Overshoot / Undershoot
	Measurement	DVW	ISI	(VIH + VIL) = Total	Margin
	Measurement	(%UI)	(% UI)	(VIH + VIL) = Total	Margin
		(%UI)	(% UI)	(% of VREF)	(% of VREF)
				(% of VREF)	(% of VREF)

	Hardware at Probe	942 ps	(300 + 200) = 500 ps	(110 + 100) = 210 mV	(620 + 620) = 1240 mV
	Point	(62.8%)	(33.3%)	(23.3%)	(137.7%)

	Simulation correlation	1.16 ns	(80 + 54) = 134 ps	(172 + 150) = 322 mV	(606 + 636) =1242 mV
	at memory via (C13)	1.16 ns	(80 + 54) = 134 ps	(172 + 150) = 322 mV	(606 + 636) =1242 mV
	at memory via (C13)	(77.3%)	(8.9%)	(35.9%)	(138%)
	slow-weak corner	(77.3%)	(8.9%)	(35.9%)	(138%)
	slow-weak corner

	Correlation Delta:	218 ps	366 ps	112 mV	2 mV
	HW vs. Simulation	(14.5%)	(24.4%)	(12.6%)	(0.3%)

	Extrapolation at IOB	1.23 ns	(85 + 32) = 117 ps	(178 + 137) = 315 mV	(604 + 632) = 1236 mV
	slow-weak corner	(82%)	(7.8%)	(35.0%)	(137.3%)

	Extrapolation at IOB	1.32 ns	(54 + 46) = 100 ps	(146 + 107) = 253 mV	(457 + 524) = 981 mV
	fast-strong corner	(88%)	(6.7%)	(28.1%)	(109.0%)

DDR2 DQ is a bidirectional signal. To perform hardware measurements for a Write operation that is not interrupted by a Read response or a Refresh operation, the testbench on FPGA2 is controlled by DIP switches (SW1) as indicated in Table 7-8.

Table 7-8:DIP[1:2] Settings

Setting	Description

2’b00 or 2’b11	Normal alternating Write/Read sequence

2’b01	Write only, Refresh disabled

2’b10	Write once, then Read only, Refresh disabled

Virtex-5 FPGA ML561 User Guide

www.xilinx.com

71

UG199 (v1.2) April 19, 2008

Image 71

Xilinx ML561 manual Noise Margin Overshoot / Undershoot Measurement, 8DIP12 Settings Description

Contents

UG199 v1.2 April 19 Virtex-5 Fpga ML561 Memory Interfaces Development BoardDate Version Revision Revision HistoryTable of Contents Electrical Requirements Appendix B Bill of Materials Appendix C LCD Interface Virtex-5 Fpga ML561 User Guide Additional Documentation Guide ContentsAbout This Guide Preface About This Guide Additional Support ResourcesOnline Document ConventionsTerminology TypographicalVirtex-5 Fpga ML561 User Guide About the Virtex-5 Fpga ML561 Memory Interfaces Tool Kit IntroductionIntroduction Virtex-5 Fpga ML561 Memory Interfaces Development Board2Virtex-5 Fpga ML561 Development Board Virtex-5 Fpga ML561 Memory Interfaces Development BoardIntroduction Documentation and Reference Design CD Initial Board Check Before Applying PowerGetting Started Getting Started Applying Power to the BoardHardware Overview Hardware DescriptionHardware Description 1ML561 XC5VLX50T-FFG1136 Board Placement DiagramHardware Overview MemoriesDDR400 Sdram Components Rldram II Devices DDR2 Sdram ComponentsMemory Details Memory DetailsDDR400 and DDR2 Component Memories DDR2ODT10, DDR2RAS,CAS,WEN DDR1RAS,CAS,WEN, DDR1CKEDDR2 Sdram Dimm DDR2DIMM15CNTLPARERR DDR2DIMMRAS,CAS,WE,RESETNDimm DDR2DIMM15CNTLPARQdrii and Rldram II Memories QDR2R,W,DLLOFFN Clocks External InterfacesRS-232 MHz Clock MHz Lvpecl ClockSMA Clock GTP Clocks DIP SwitchUser I/Os MHz System ACE Controller OscillatorPushbuttons Seven-Segment Display Signal MappingSeven-Segment Displays Light Emitting Diodes LEDsSoft Touch Probe Points Power On or Off Slide SwitchPower Measurement Header Liquid Crystal Display Connector Power Regulation Power RegulationPower Distribution 10PTH05010 Voltage Regulator Voltage RegulatorsOutput Voltage 16Manual Voltage MarginingBoard Design Considerations 11ML561 Revision a PCB Stack-Up Board Design ConsiderationsTOP 19ML561 Revision a PCB Controlled ImpedanceElectrical Requirements Power ConsumptionCurrent Total Available PowerPower Consumed DDR400 Component Interface Total Power ConsumedPower Modules Capacity Stack-Up 2Power Planes Voltage Regulator Module VRM PartElectrical Requirements Power Consumed by Power Plane Power Consumption3ML561 Power Plane Capacities Current Power Excess Device Description QuantityElectrical Requirements 3ML561 Power Plane Capacities Total Power Consumed 53.2 Power Consumption 3ML561 Power Plane CapacitiesCurrent Power Excess Device Description Fpga #21 Fpga Internal Power Budget4ML561 Fpga Power Estimate Summary Termination and Transmission Line Summaries Signal Integrity Recommendations2DDR2 Sdram Dimm Terminations Signal Fpga Driver HSTLIIDCI18 5RLDRAM II Terminations SignalHSTLI18 HSTLIDCI18Signal Integrity Recommendations Configuration Modes ConfigurationParallel IV Cable Port Configuration 1Configuration ModesJtag Chain Jtag PortSystem ACE Interface Configuration Introduction ML561 Hardware-Simulation CorrelationML561 Hardware-Simulation Correlation Test Setup1Single Trapezoid Eye Mask Definition Test Setup2Two Triangular Eye Mask Definitions for VIH and VIL Signal Integrity Correlation ResultsMeasurement Signal Integrity Correlation ResultsDDR2 Component Write Operation 2DDR2 Component Write Operation Correlation Results3DIP12 Settings Description Voltage mV Voltage mV Time ns UG199c711071007 5DDR2 Component Read Operation Correlation Results DDR2 Component Read OperationFpga SSTL18IIDCII Time ns UG199c715071107 UG199c717071007 UG199c719071007 DDR2 DIMM, 75 Ω ODT DDR2 Dimm Write OperationNoise Margin Overshoot / Undershoot Measurement 8DIP12 Settings DescriptionUG199c722071107 UG199c724071107 UG199c726071007 UG199c729071007 10DDR2 Dimm Read Operation Correlation Results DVW % DDR2 Dimm Read OperationUG199c731071107 1800.0 1600.0 1400.0 1200.0 1000.0 UG199c735071007 UG199c737071007 12 Qdrii Write Operation Correlation Results Qdrii Write OperationFpga HSTLI18 800.0 600.0 400.0 200.0 000 Probe 3C7.1 at pin 1200.0 1600.0 UG199c742071107 UG199c744070907 3100.0 2600.0 2100.0 1600.0 1100.0 14QDRII Read Operation Correlation Results Qdrii Read OperationFpga HSTLIDCI18 UG199c749071107 1900.0 1700.0 1500.0 1300.0 1100.0 UG199c753070907 UG199c755070907 Noise Margin Overshoot Operation Summary and RecommendationsSummary and Recommendations 16Summary of Worst-Case SI Characteristics How to Generate a User-Specific Fpga Ibis Model How to Generate a User-Specific Fpga Ibis ModelML561 Hardware-Simulation Correlation Fpga #1 Pinout Fpga PinoutsTable A-1FPGA #1 Pinout Signal Name Fpga #1 Clock and Reset Signals FPGA3TOFPGA1MIITXDATA0 FPGA2TOFPGA1MIITXCLKFPGA3TOFPGA1MIITXCLK FPGA2TOFPGA1MIITXDATA0Fpga #1 Pinout Table A-1FPGA #1 Pinout Signal Name Fpga #2 Pinout DDR2DIMMDQBY0B5 DDR2DIMM3CK2PDDR2DIMMDQBY0B4 DDR2DIMM3CKE0DDR2DIMMDQCB07B0 DDR2DIMMDQBY4B4DDR2DIMMDQBY7B7 DDR2DIMMDQBY4B5DDR2DIMM5ODT0 AA9 DDR2DIMMDQBY11B7 DDR2DIMM5CS0NDDR2DIMMDQBY11B5 DDR2DIMM5CS1N DDR2DIMMDQBY11B6Table A-2FPGA #2 Pinout Signal Name Fpga #2 Clock and Reset Signals Fpga #2 Pinout Table A-2FPGA #2 Pinout Signal NameFPGA2SPYHOLEBK15 FPGA2DIP0FPGA2SOFTTOUCHBY1B7 FPGA2DIP1FPGA2TXP1BK120 FPGA2USBRSTN FPGA2TXN0BK120 FPGA2USBCTSNFPGA2TXN1BK120 FPGA2USBDSRN FPGA2TXP0BK120 FPGA2USBDTRNFpga #3 Pinout Table A-3FPGA #3 Pinout Signal Name Qdrii Memory InterfaceQDR2DBY4B2 QDR2DBY0B5QDR2DBY4B1 QDR2DBY0B6QDR2QBY3B3 QDR2DBY7B6QDR2QBY3B2 QDR2DBY7B7QDR2QBY7B5 QDR2QBY6B7QDR2QBY7B4 QDR2QBY6B8RLD2DQBY0B3 RLD2DBY0B5 RLD2DMBY23N RLD2DBY0B6 RLD2DQBY0B0RLD2DBY0B7 RLD2DQBY0B1 RLD2DBY0B8 RLD2DQBY0B2 RLD2DBY1B0CLKTOFPGA3MGTP EXTCLKTOFPGA3P FPGA3RESETNINRLD2DQBY3B4 RLD2DQBY3B7 RLD2DQBY3B5 RLD2DQBY3B8 RLD2DQBY3B6 CLKTOFPGA3MGTN EXTCLKTOFPGA3NTable A-3FPGA #3 Pinout Signal Name Table B-1Bill of Materials Bill of Materials4A LDO Appendix B Bill of Materials Table B-1Bill of MaterialsVirtex-5 Fpga ML561 User Guide 117 Appendix B Bill of Materials Display Hardware Design LCD InterfaceGeneral Appendix C LCD Interface Hardware Schematic DiagramTable C-1Display Controller Specifications Parameter Peripheral Device KS0713 Hardware Schematic Diagram64128EFCBC-XLP Block Diagram Table C-2 LCD Panel Controller Operation124 Controller LCD Panel Connections Figure C-5Power Supply Circuits Controller Power Supply CircuitsFigure C-6LCD Controller Initialization Flow Operation Example of the 64128EFCBC-3LPOFF Reference Voltage Parameter α Table C-4Resistor Value SettingsTable C-5 Reference Voltage Parameters Table C-6Display Instructions Instruction SetSet page address Hardware Schematic Diagram Table C-6Display InstructionsEON Appendix C LCD Interface Table C-6Display InstructionsERD Read/Write Characteristics 6800 ModeDesign Examples LCD Panel Used in Full Graphics ModeDisplay Command Byte LCD Panel Used in Character ModeDisplay Data Byte Figure C-10Block RAM Organization Figure C-11LCD Character Generator Controller C D E F G H Array Connector Numbering140