Manuals / Xilinx / Computer Equipment / Computer Hardware

Xilinx ML561 manual Jtag Chain, Jtag Port, Parallel IV Cable Port, System ACE Interface

Models: ML561

1 140

Download 140 pages 58.4 Kb

Page 52

Chapter 6: Configuration

Table 6-1:Configuration Modes (Continued)

R

		XCONFIG	JTAG	Mode Jumpers(3,4)
	Mode	XCONFIG	JTAG	5 -> 6	3 -> 4	1 -> 2
	Mode	P72	P114
		P72	P114
				(M2)	(M1)	(M0)

	System ACE CF Card	—	—	1	1	1

Notes:

1.X = Supported.

2.— = Not applicable.

3.Corresponding jumper position is Closed.

4.Corresponding jumper position is Open.

JTAG Chain

Four devices (the System ACE chip and three XC5VLX50T-FFG1136 FPGAs) are connected via a JTAG chain on the Virtex-5 FPGA ML561 Development Board. The order of the four devices in the JTAG chain is System ACE chip (U45), FPGA #1 (U7), FPGA #2 (U5), and FPGA #3 (U34). The DONE pin of the FPGAs in the chain are tied together to a single LED (D28). Each FPGA in the JTAG chain must be programmed for the board to be configured properly. To program FPGAs in the JTAG chain that do not need functionality, a blank design with no logic implementation can be used to compile to generate the corresponding configuration bitstream.

Three different sources can be used to drive this JTAG chain:

•JTAG Port

•Xilinx Parallel IV Cable

•System ACE Controller

JTAG Port

The Virtex-5 FPGA ML561 Development Board provides a JTAG connector (P114) that can be used to program the Virtex-5 FPGAs, and program and/or configure other JTAG devices in the chain.

Parallel IV Cable Port

The Virtex-5 FPGA ML561 Development Board provides a Parallel IV Cable connector (P64) to configure the Virtex-5 FPGAs and program JTAG devices located in the JTAG chain.

System ACE Interface

The Virtex-5 FPGA ML561 Development Board provides a System ACE interface to configure the Virtex-5 FPGA. The interface also gives software designers the ability to run code (for soft processor IP within the FPGA) from removable CompactFlash cards.

Refer to the DS080, System ACE CompactFlash Solution for detailed information on creating System ACE compatible ACE files, formatting the CompactFlash card, and storing multiple design images.

52	www.xilinx.com	Virtex-5 FPGA ML561 User Guide
		UG199 (v1.2) April 19, 2008

Image 52

Xilinx ML561 manual Jtag Chain, Jtag Port, Parallel IV Cable Port, System ACE Interface, Configuration 1Configuration Modes

Contents

Virtex-5 Fpga ML561 Memory Interfaces Development Board UG199 v1.2 April 19Revision History Date Version RevisionTable of Contents Electrical Requirements Appendix B Bill of Materials Appendix C LCD Interface Virtex-5 Fpga ML561 User Guide About This Guide Guide ContentsAdditional Documentation Additional Support Resources Preface About This GuideConventions TerminologyTypographical Online DocumentVirtex-5 Fpga ML561 User Guide Introduction About the Virtex-5 Fpga ML561 Memory Interfaces Tool KitVirtex-5 Fpga ML561 Memory Interfaces Development Board IntroductionVirtex-5 Fpga ML561 Memory Interfaces Development Board 2Virtex-5 Fpga ML561 Development BoardIntroduction Getting Started Initial Board Check Before Applying PowerDocumentation and Reference Design CD Applying Power to the Board Getting StartedHardware Description Hardware Overview1ML561 XC5VLX50T-FFG1136 Board Placement Diagram Hardware DescriptionDDR400 Sdram Components MemoriesHardware Overview DDR2 Sdram Components Rldram II DevicesDDR400 and DDR2 Component Memories Memory DetailsMemory Details DDR1RAS,CAS,WEN, DDR1CKE DDR2ODT10, DDR2RAS,CAS,WENDDR2 Sdram Dimm DDR2DIMMRAS,CAS,WE,RESETN DimmDDR2DIMM15CNTLPAR DDR2DIMM15CNTLPARERRQdrii and Rldram II Memories QDR2R,W,DLLOFFN RS-232 External InterfacesClocks SMA Clock MHz Lvpecl ClockMHz Clock DIP Switch User I/OsMHz System ACE Controller Oscillator GTP ClocksSeven-Segment Display Signal Mapping Seven-Segment DisplaysLight Emitting Diodes LEDs PushbuttonsPower Measurement Header Power On or Off Slide SwitchSoft Touch Probe Points Liquid Crystal Display Connector Power Distribution Power RegulationPower Regulation Voltage Regulators 10PTH05010 Voltage Regulator16Manual Voltage Margining Output VoltageBoard Design Considerations Board Design Considerations 11ML561 Revision a PCB Stack-Up19ML561 Revision a PCB Controlled Impedance TOPPower Consumption Electrical RequirementsTotal Available Power Power Consumed DDR400 Component InterfaceTotal Power Consumed CurrentPower Modules Capacity Electrical Requirements 2Power Planes Voltage Regulator Module VRM PartStack-Up Power Consumption 3ML561 Power Plane CapacitiesCurrent Power Excess Device Description Quantity Power Consumed by Power PlaneElectrical Requirements 3ML561 Power Plane Capacities Current Power Excess Device Description Power Consumption 3ML561 Power Plane CapacitiesTotal Power Consumed 53.2 4ML561 Fpga Power Estimate Summary Fpga Internal Power BudgetFpga #21 Signal Integrity Recommendations Termination and Transmission Line Summaries2DDR2 Sdram Dimm Terminations Signal Fpga Driver 5RLDRAM II Terminations Signal HSTLI18HSTLIDCI18 HSTLIIDCI18Signal Integrity Recommendations Configuration Configuration ModesConfiguration 1Configuration Modes Jtag ChainJtag Port Parallel IV Cable PortSystem ACE Interface Configuration ML561 Hardware-Simulation Correlation IntroductionTest Setup ML561 Hardware-Simulation CorrelationTest Setup 1Single Trapezoid Eye Mask DefinitionSignal Integrity Correlation Results 2Two Triangular Eye Mask Definitions for VIH and VILSignal Integrity Correlation Results DDR2 Component Write Operation2DDR2 Component Write Operation Correlation Results Measurement3DIP12 Settings Description Voltage mV Voltage mV Time ns UG199c711071007 Fpga SSTL18IIDCII DDR2 Component Read Operation5DDR2 Component Read Operation Correlation Results Time ns UG199c715071107 UG199c717071007 UG199c719071007 DDR2 Dimm Write Operation DDR2 DIMM, 75 Ω ODT8DIP12 Settings Description Noise Margin Overshoot / Undershoot MeasurementUG199c722071107 UG199c724071107 UG199c726071007 UG199c729071007 DDR2 Dimm Read Operation 10DDR2 Dimm Read Operation Correlation Results DVW %UG199c731071107 1800.0 1600.0 1400.0 1200.0 1000.0 UG199c735071007 UG199c737071007 Fpga HSTLI18 Qdrii Write Operation12 Qdrii Write Operation Correlation Results 800.0 600.0 400.0 200.0 000 Probe 3C7.1 at pin 1200.0 1600.0 UG199c742071107 UG199c744070907 3100.0 2600.0 2100.0 1600.0 1100.0 Fpga HSTLIDCI18 Qdrii Read Operation14QDRII Read Operation Correlation Results UG199c749071107 1900.0 1700.0 1500.0 1300.0 1100.0 UG199c753070907 UG199c755070907 Summary and Recommendations Summary and RecommendationsNoise Margin Overshoot Operation 16Summary of Worst-Case SI Characteristics How to Generate a User-Specific Fpga Ibis Model How to Generate a User-Specific Fpga Ibis ModelML561 Hardware-Simulation Correlation Fpga Pinouts Fpga #1 PinoutTable A-1FPGA #1 Pinout Signal Name Fpga #1 Clock and Reset Signals FPGA2TOFPGA1MIITXCLK FPGA3TOFPGA1MIITXCLKFPGA2TOFPGA1MIITXDATA0 FPGA3TOFPGA1MIITXDATA0Fpga #1 Pinout Table A-1FPGA #1 Pinout Signal Name Fpga #2 Pinout DDR2DIMM3CK2P DDR2DIMMDQBY0B4DDR2DIMM3CKE0 DDR2DIMMDQBY0B5DDR2DIMMDQBY4B4 DDR2DIMMDQBY7B7DDR2DIMMDQBY4B5 DDR2DIMMDQCB07B0DDR2DIMM5CS0N DDR2DIMMDQBY11B5 DDR2DIMM5CS1NDDR2DIMMDQBY11B6 DDR2DIMM5ODT0 AA9 DDR2DIMMDQBY11B7Table A-2FPGA #2 Pinout Signal Name Fpga #2 Pinout Table A-2FPGA #2 Pinout Signal Name Fpga #2 Clock and Reset SignalsFPGA2DIP0 FPGA2SOFTTOUCHBY1B7FPGA2DIP1 FPGA2SPYHOLEBK15FPGA2TXN0BK120 FPGA2USBCTSN FPGA2TXN1BK120 FPGA2USBDSRNFPGA2TXP0BK120 FPGA2USBDTRN FPGA2TXP1BK120 FPGA2USBRSTNTable A-3FPGA #3 Pinout Signal Name Qdrii Memory Interface Fpga #3 PinoutQDR2DBY0B5 QDR2DBY4B1QDR2DBY0B6 QDR2DBY4B2QDR2DBY7B6 QDR2QBY3B2QDR2DBY7B7 QDR2QBY3B3QDR2QBY6B7 QDR2QBY7B4QDR2QBY6B8 QDR2QBY7B5RLD2DBY0B5 RLD2DMBY23N RLD2DBY0B6 RLD2DQBY0B0 RLD2DBY0B7 RLD2DQBY0B1RLD2DBY0B8 RLD2DQBY0B2 RLD2DBY1B0 RLD2DQBY0B3FPGA3RESETNIN RLD2DQBY3B4 RLD2DQBY3B7 RLD2DQBY3B5 RLD2DQBY3B8 RLD2DQBY3B6CLKTOFPGA3MGTN EXTCLKTOFPGA3N CLKTOFPGA3MGTP EXTCLKTOFPGA3PTable A-3FPGA #3 Pinout Signal Name Bill of Materials Table B-1Bill of MaterialsAppendix B Bill of Materials Table B-1Bill of Materials 4A LDOVirtex-5 Fpga ML561 User Guide 117 Appendix B Bill of Materials General LCD InterfaceDisplay Hardware Design Table C-1Display Controller Specifications Parameter Hardware Schematic DiagramAppendix C LCD Interface Hardware Schematic Diagram Peripheral Device KS071364128EFCBC-XLP Block Diagram Controller Operation Table C-2 LCD Panel124 Controller LCD Panel Connections Controller Power Supply Circuits Figure C-5Power Supply CircuitsOperation Example of the 64128EFCBC-3LP Figure C-6LCD Controller Initialization FlowOFF Table C-5 Reference Voltage Parameters Table C-4Resistor Value SettingsReference Voltage Parameter α Instruction Set Table C-6Display InstructionsHardware Schematic Diagram Table C-6Display Instructions Set page addressAppendix C LCD Interface Table C-6Display Instructions EONRead/Write Characteristics 6800 Mode ERDLCD Panel Used in Full Graphics Mode Design ExamplesLCD Panel Used in Character Mode Display Command ByteDisplay Data Byte Figure C-10Block RAM Organization Figure C-11LCD Character Generator Controller Array Connector Numbering C D E F G H140