Manuals / Xilinx / Computer Equipment / Computer Hardware

Xilinx ML561 DDR2DIMM5CS0N, DDR2DIMMDQBY11B5 DDR2DIMM5CS1N, DDR2DIMMDQBY11B6, DDR2DIMMDQBY10B2

Models: ML561

1 140

Download 140 pages 58.4 Kb

Page 103

R

FPGA #2 Pinout

Table A-2:FPGA #2 Pinout (Continued)

Signal Name	Pin		Signal Name	Pin

	DDR2 DIMM Wide Interface (cont.)

DDR2_DIMM5_CS0_N	V24		DDR2_DIMM_DQ_BY11_B5	G6

DDR2_DIMM5_CS1_N	W24		DDR2_DIMM_DQ_BY11_B6	T11

DDR2_DIMM5_ODT0	AA9		DDR2_DIMM_DQ_BY11_B7	T10

DDR2_DIMM5_ODT1	AA8		DDR2_DIMM_DQ_BY12_B0	J6

DDR2_DIMM_LB_BK12	F5		DDR2_DIMM_DQ_BY12_B1	T6

DDR2_DIMM_LB_BK12	F6		DDR2_DIMM_DQ_BY12_B2	R6

DDR2_DIMM_LB_BK18	W10		DDR2_DIMM_DQ_BY12_B3	K6

DDR2_DIMM_LB_BK18	Y6		DDR2_DIMM_DQ_BY12_B4	K7

DDR2_DIMM_LB_BK20	E11		DDR2_DIMM_DQ_BY12_B5	P6

DDR2_DIMM_LB_BK20	F11		DDR2_DIMM_DQ_BY12_B6	P7

DDR2_DIMM_DM_BY10	G11		DDR2_DIMM_DQ_BY12_B7	L4

DDR2_DIMM_DM_BY11	R11		DDR2_DIMM_DQ_BY13_B0	AD7

DDR2_DIMM_DM_BY12	G5		DDR2_DIMM_DQ_BY13_B1	AC7

DDR2_DIMM_DM_BY13	Y11		DDR2_DIMM_DQ_BY13_B2	AB5

DDR2_DIMM_DM_BY14	AH7		DDR2_DIMM_DQ_BY13_B3	AA5

DDR2_DIMM_DM_BY15	W11		DDR2_DIMM_DQ_BY13_B4	AB7

DDR2_DIMM_DM_BY8	M8		DDR2_DIMM_DQ_BY13_B5	AB6

DDR2_DIMM_DM_BY9	G12		DDR2_DIMM_DQ_BY13_B6	AC5

DDR2_DIMM_DM_CB8_15	H5		DDR2_DIMM_DQ_BY13_B7	AC4

DDR2_DIMM_DQ_BY10_B0	H8		DDR2_DIMM_DQ_BY14_B0	V9

DDR2_DIMM_DQ_BY10_B1	G8		DDR2_DIMM_DQ_BY14_B1	V10

DDR2_DIMM_DQ_BY10_B2	G10		DDR2_DIMM_DQ_BY14_B2	AK6

DDR2_DIMM_DQ_BY10_B3	F10		DDR2_DIMM_DQ_BY14_B3	AK7

DDR2_DIMM_DQ_BY10_B4	F8		DDR2_DIMM_DQ_BY14_B4	U8

DDR2_DIMM_DQ_BY10_B5	F9		DDR2_DIMM_DQ_BY14_B5	V8

DDR2_DIMM_DQ_BY10_B6	E8		DDR2_DIMM_DQ_BY14_B6	AJ6

DDR2_DIMM_DQ_BY10_B7	E9		DDR2_DIMM_DQ_BY14_B7	AJ7

DDR2_DIMM_DQ_BY11_B0	E7		DDR2_DIMM_DQ_BY15_B0	W6

DDR2_DIMM_DQ_BY11_B1	E6		DDR2_DIMM_DQ_BY15_B1	AE6

DDR2_DIMM_DQ_BY11_B2	U10		DDR2_DIMM_DQ_BY15_B2	AD6

DDR2_DIMM_DQ_BY11_B3	T9		DDR2_DIMM_DQ_BY15_B3	Y7

DDR2_DIMM_DQ_BY11_B4	G7		DDR2_DIMM_DQ_BY15_B4	AA6

Virtex-5 FPGA ML561 User Guide

www.xilinx.com

103

UG199 (v1.2) April 19, 2008

Image 103

Xilinx ML561 manual DDR2DIMM5CS0N, DDR2DIMMDQBY11B5 DDR2DIMM5CS1N, DDR2DIMMDQBY11B6, DDR2DIMM5ODT0 AA9 DDR2DIMMDQBY11B7

Contents

UG199 v1.2 April 19 Virtex-5 Fpga ML561 Memory Interfaces Development BoardDate Version Revision Revision HistoryTable of Contents Electrical Requirements Appendix B Bill of Materials Appendix C LCD Interface Virtex-5 Fpga ML561 User Guide About This Guide Guide ContentsAdditional Documentation Preface About This Guide Additional Support ResourcesOnline Document ConventionsTerminology TypographicalVirtex-5 Fpga ML561 User Guide About the Virtex-5 Fpga ML561 Memory Interfaces Tool Kit IntroductionIntroduction Virtex-5 Fpga ML561 Memory Interfaces Development Board2Virtex-5 Fpga ML561 Development Board Virtex-5 Fpga ML561 Memory Interfaces Development BoardIntroduction Getting Started Initial Board Check Before Applying PowerDocumentation and Reference Design CD Getting Started Applying Power to the BoardHardware Overview Hardware DescriptionHardware Description 1ML561 XC5VLX50T-FFG1136 Board Placement DiagramDDR400 Sdram Components MemoriesHardware Overview Rldram II Devices DDR2 Sdram ComponentsDDR400 and DDR2 Component Memories Memory DetailsMemory Details DDR2ODT10, DDR2RAS,CAS,WEN DDR1RAS,CAS,WEN, DDR1CKEDDR2 Sdram Dimm DDR2DIMM15CNTLPARERR DDR2DIMMRAS,CAS,WE,RESETNDimm DDR2DIMM15CNTLPARQdrii and Rldram II Memories QDR2R,W,DLLOFFN RS-232 External InterfacesClocks SMA Clock MHz Lvpecl ClockMHz Clock GTP Clocks DIP SwitchUser I/Os MHz System ACE Controller OscillatorPushbuttons Seven-Segment Display Signal MappingSeven-Segment Displays Light Emitting Diodes LEDsPower Measurement Header Power On or Off Slide SwitchSoft Touch Probe Points Liquid Crystal Display Connector Power Distribution Power RegulationPower Regulation 10PTH05010 Voltage Regulator Voltage RegulatorsOutput Voltage 16Manual Voltage MarginingBoard Design Considerations 11ML561 Revision a PCB Stack-Up Board Design ConsiderationsTOP 19ML561 Revision a PCB Controlled ImpedanceElectrical Requirements Power ConsumptionCurrent Total Available PowerPower Consumed DDR400 Component Interface Total Power ConsumedPower Modules Capacity Electrical Requirements 2Power Planes Voltage Regulator Module VRM PartStack-Up Power Consumed by Power Plane Power Consumption3ML561 Power Plane Capacities Current Power Excess Device Description QuantityElectrical Requirements 3ML561 Power Plane Capacities Current Power Excess Device Description Power Consumption 3ML561 Power Plane CapacitiesTotal Power Consumed 53.2 4ML561 Fpga Power Estimate Summary Fpga Internal Power BudgetFpga #21 Termination and Transmission Line Summaries Signal Integrity Recommendations2DDR2 Sdram Dimm Terminations Signal Fpga Driver HSTLIIDCI18 5RLDRAM II Terminations SignalHSTLI18 HSTLIDCI18Signal Integrity Recommendations Configuration Modes ConfigurationParallel IV Cable Port Configuration 1Configuration ModesJtag Chain Jtag PortSystem ACE Interface Configuration Introduction ML561 Hardware-Simulation CorrelationML561 Hardware-Simulation Correlation Test Setup1Single Trapezoid Eye Mask Definition Test Setup2Two Triangular Eye Mask Definitions for VIH and VIL Signal Integrity Correlation ResultsMeasurement Signal Integrity Correlation ResultsDDR2 Component Write Operation 2DDR2 Component Write Operation Correlation Results3DIP12 Settings Description Voltage mV Voltage mV Time ns UG199c711071007 Fpga SSTL18IIDCII DDR2 Component Read Operation5DDR2 Component Read Operation Correlation Results Time ns UG199c715071107 UG199c717071007 UG199c719071007 DDR2 DIMM, 75 Ω ODT DDR2 Dimm Write OperationNoise Margin Overshoot / Undershoot Measurement 8DIP12 Settings DescriptionUG199c722071107 UG199c724071107 UG199c726071007 UG199c729071007 10DDR2 Dimm Read Operation Correlation Results DVW % DDR2 Dimm Read OperationUG199c731071107 1800.0 1600.0 1400.0 1200.0 1000.0 UG199c735071007 UG199c737071007 Fpga HSTLI18 Qdrii Write Operation12 Qdrii Write Operation Correlation Results 800.0 600.0 400.0 200.0 000 Probe 3C7.1 at pin 1200.0 1600.0 UG199c742071107 UG199c744070907 3100.0 2600.0 2100.0 1600.0 1100.0 Fpga HSTLIDCI18 Qdrii Read Operation14QDRII Read Operation Correlation Results UG199c749071107 1900.0 1700.0 1500.0 1300.0 1100.0 UG199c753070907 UG199c755070907 Summary and Recommendations Summary and RecommendationsNoise Margin Overshoot Operation 16Summary of Worst-Case SI Characteristics How to Generate a User-Specific Fpga Ibis Model How to Generate a User-Specific Fpga Ibis ModelML561 Hardware-Simulation Correlation Fpga #1 Pinout Fpga PinoutsTable A-1FPGA #1 Pinout Signal Name Fpga #1 Clock and Reset Signals FPGA3TOFPGA1MIITXDATA0 FPGA2TOFPGA1MIITXCLKFPGA3TOFPGA1MIITXCLK FPGA2TOFPGA1MIITXDATA0Fpga #1 Pinout Table A-1FPGA #1 Pinout Signal Name Fpga #2 Pinout DDR2DIMMDQBY0B5 DDR2DIMM3CK2PDDR2DIMMDQBY0B4 DDR2DIMM3CKE0DDR2DIMMDQCB07B0 DDR2DIMMDQBY4B4DDR2DIMMDQBY7B7 DDR2DIMMDQBY4B5DDR2DIMM5ODT0 AA9 DDR2DIMMDQBY11B7 DDR2DIMM5CS0NDDR2DIMMDQBY11B5 DDR2DIMM5CS1N DDR2DIMMDQBY11B6Table A-2FPGA #2 Pinout Signal Name Fpga #2 Clock and Reset Signals Fpga #2 Pinout Table A-2FPGA #2 Pinout Signal NameFPGA2SPYHOLEBK15 FPGA2DIP0FPGA2SOFTTOUCHBY1B7 FPGA2DIP1FPGA2TXP1BK120 FPGA2USBRSTN FPGA2TXN0BK120 FPGA2USBCTSNFPGA2TXN1BK120 FPGA2USBDSRN FPGA2TXP0BK120 FPGA2USBDTRNFpga #3 Pinout Table A-3FPGA #3 Pinout Signal Name Qdrii Memory InterfaceQDR2DBY4B2 QDR2DBY0B5QDR2DBY4B1 QDR2DBY0B6QDR2QBY3B3 QDR2DBY7B6QDR2QBY3B2 QDR2DBY7B7QDR2QBY7B5 QDR2QBY6B7QDR2QBY7B4 QDR2QBY6B8RLD2DQBY0B3 RLD2DBY0B5 RLD2DMBY23N RLD2DBY0B6 RLD2DQBY0B0RLD2DBY0B7 RLD2DQBY0B1 RLD2DBY0B8 RLD2DQBY0B2 RLD2DBY1B0CLKTOFPGA3MGTP EXTCLKTOFPGA3P FPGA3RESETNINRLD2DQBY3B4 RLD2DQBY3B7 RLD2DQBY3B5 RLD2DQBY3B8 RLD2DQBY3B6 CLKTOFPGA3MGTN EXTCLKTOFPGA3NTable A-3FPGA #3 Pinout Signal Name Table B-1Bill of Materials Bill of Materials4A LDO Appendix B Bill of Materials Table B-1Bill of MaterialsVirtex-5 Fpga ML561 User Guide 117 Appendix B Bill of Materials General LCD InterfaceDisplay Hardware Design Table C-1Display Controller Specifications Parameter Hardware Schematic DiagramAppendix C LCD Interface Peripheral Device KS0713 Hardware Schematic Diagram64128EFCBC-XLP Block Diagram Table C-2 LCD Panel Controller Operation124 Controller LCD Panel Connections Figure C-5Power Supply Circuits Controller Power Supply CircuitsFigure C-6LCD Controller Initialization Flow Operation Example of the 64128EFCBC-3LPOFF Table C-5 Reference Voltage Parameters Table C-4Resistor Value SettingsReference Voltage Parameter α Table C-6Display Instructions Instruction SetSet page address Hardware Schematic Diagram Table C-6Display InstructionsEON Appendix C LCD Interface Table C-6Display InstructionsERD Read/Write Characteristics 6800 ModeDesign Examples LCD Panel Used in Full Graphics ModeDisplay Command Byte LCD Panel Used in Character ModeDisplay Data Byte Figure C-10Block RAM Organization Figure C-11LCD Character Generator Controller C D E F G H Array Connector Numbering140