The A/D Parallel Strobe Register

base +0B16

The A/D parallel strobe register is a write only register that latches the A/D configuration held by the A/D shift register to the analog-to-digital converter.

Address

base + 0B16

7

6

5

4

3

 

2

1

0

 

 

 

 

 

 

 

 

 

 

 

not used

 

 

0

- idle

not used

 

 

 

 

 

1

- strobe

 

 

 

 

 

 

 

 

 

 

 

Setting bit 2 to ’1’ latches the configuration represented by the bits in the

A/D shift register to the A/D. Only one strobe is required.

The A/D Shift Register

The A/D shift register is a 56-bit serial register used to configure various parameters of the digitizer. The register does not have an A24 address since it is accessed using the A/D serial register and the A/D strobe register as shown in Figure C-2.

Each time the configuration is changed, all 56 bits must be written to the shift register from the A/D serial register (base +0516). The configuration is then latched to the A/D with a single write to the A/D strobe register (base + 0B16). The bits of the shift register are defined as follows. Only the unshaded bits are covered in this appendix. Bits 55 - 52 are undefined and are not shown.

Appendix C

Register Programming 351

Page 351
Image 351
HP E1429A manual A/D Parallel Strobe Register, A/D Shift Register, Base +0B16