Samsung S3F80JB Timer 1 Match Interrupt, Simplified Timer 1 Function Diagram Interval Timer Mode

S3F80JB TIMER 1

TIMER 1 MATCH INTERRUPT

Timer 1 can also be used to generate a match interrupt (IRQ1, vector F6H) whenever the 16-bit counter value matches the value that is written to the Timer 1 reference data registers, T1DATAH and T1DATAL. When a match condition is detected by the 16-bit comparator, the match interrupt is generated, the counter value is cleared, and up counting resumes from ‘00H’.

In match mode, program software can poll the Timer 1 match/capture interrupt pending bit, T1CON.0, to detect when a Timer 1 match interrupt pending condition exists (T1CON.0 = “1”). When the interrupt request is acknowledged by the CPU and the service routine starts, the interrupt service routine for vector F6H must clear the interrupt pending condition by writing a “0” to T1CON.0.

			IRQ1 (T1INT)
				Pending
			(T1CON.0)
	Interrupt
	Enable/Disable
	(T1CON.1)	R (Clear)
CLK	16-Bit Up Counter
		Match
	16-Bit Comparator					CTL
	Timer 1 High/Low				T1CON.5
	Buffer Register				T1CON.4
					Match Signal
					T1CON.3
	Timer 1 Data High/Low
	Buffer Register

P3.0 or P3.3

Figure 11-2. Simplified Timer 1 Function Diagram: Interval Timer Mode

11-3