Smart Option | Samsung S3F80JB manual

S3F80JB	ADDRESS SPACES

SMART OPTION

Smart option is the program memory option for starting condition of the chip. The program memory addresses used by smart option are from 003CH to 003FH. The S3F80JB only use 003EH and 003FH. User can write any value in the not used addresses (003CH and 003DH). The default value of smart option bits in program memory is 0FFH (IPOR disable, LVD enable in the stop mode, Normal reset vector address 100H, ISP protection disable). Before execution the program memory code, user can set the smart option bits according to the hardware option for user to want to select.

MSB

ROM Address: 003CH

.7	.6	.5	.4	.3	.2	.1	.0	LSB

Not used

MSB

MSB

ROM Address: 003DH

.7	.6	.5	.4	.3	.2	.1	.0	LSB

Not used

ROM Address: 003EH

.7	.6	.5	.4	.3	.2	.1	.0	LSB


ISP Reset Vector Change Selection				Bit: (1)					Not		used
ISP Reset Vector Change Selection				Bit: (1)					Not		used
0	= OBP Reset vector address
1	= Normal vector (address 100H)

ISP Reset Vector Address Selection Bits: (2)

00 = 200H (ISP Area size: 256 bytes)

01 = 300H (ISP Area size: 512 bytes)

10 = 500H (ISP Area size: 1024 bytes)

11 = 900H (ISP Area size: 2048 bytes)

ROM Address: 003FH

ISP Protection Size Selection Bits: (4)

00 = 256 bytes

01 = 512 bytes

10 = 1024 bytes

11 = 2048 bytes

ISP Protection Enable/Disable Bit: (3) 0 = Enable (Not erasable)

1 = Disable (Erasable)

MSB

.7

.6

.5

.4

.3

.2

.1

.0 LSB

IPOR / LVD Control Bit 0 = IPOR enable

LVD disable in the stop mode (5) 1 = IPOR disable

LVD enable in the stop mode (6)

Frequency Selection Bits (7) : Operating Frequency Range 111110 = 1MHz ~ 4MHz 11111 = 1MHz ~ 8MHz

Not used

Figure 2-2. Smart Option

2-3

Image 35

Samsung S3F80JB manual Smart Option

Contents

S3F80JB Important Notice Part Programming Model Reset Table of Contents Interrupt Structure Summary Table of Back-Up Mode, Stop Mode, and Reset Status Reset 10-3 Timer10-1 10-2 15-5 Flash Memory User Programming Enable Register Fmusr 15-615-1 15-3 Title Number List of Figures 10-9 10-510-7 10-8 12-5 17-3 Typical Low-Side Driver Sink Characteristics17-6 Typical High-Side Driver Source Characteristics 12-2 18-4 18-3 Typical Low-Side Driver Sink Characteristics18-6 Typical High-Side Driver Source Characteristics 18-2 List of Tables Reset Condition in Stop Mode When Ipor / LVD Control Bit is 18-3 17-317-6 17-13 Chapter Address Spaces Chapter ResetChapter Basic Timer and Timer Description Register Full Register Name Identifier Instruction Full Register Name Mnemonic Popud NextNOP POP S3F80JB Microcontroller S3C8/S3F8-SERIES Microcontrollers CPU Features Block Diagram 32-pin Block Diagram 32-PIN Package Block Diagram 44-pin Block Diagram 44-PIN Package PIN Assignments Pin Assignment Diagram 32-Pin SOP Package 44-QFP PIN AssignmentsS3F80JB Pin Descriptions of 32-SOP Circuit 32 Pin Shared Names Pin Descriptions of 44-QFP Circuit 44 Pin Shared Names P3.1 Port with bit-programmable pin. Configurable to Pin Circuit Type 1 Port 0 and Port2 PIN Circuits Pin Circuit Type 2 Port 1, Port4, P3.4 and P3.5 PIN Circuits Pin Circuit Type 3 P3.0 Pin Circuit Type 4 P3.1 10. Pin Circuit Type 6 nRESET Overview Address Space Program Memory Address Space Program Memory Smart Option Smart Option S3F80JB Address Spaces Total Addressable Bytes 333 Register ArchitectureSummary of S3F80JB Register Type Number of Bytes Internal Register File Organization Register Page Pointer PP Register page Pointer PP Register SET Set 1, Set 2, and Prime Area Register Map Prime Register Space Byte Working Register Areas Slices Working Registers Programming TIP Setting the Register Pointers Using the Register Pointers R0,R3 #80H RP0 ← 80HR0,R1 ← R0 + R0,R2 Bit Register Pair Register Addressing 10. Register File Addressing RP1 → C8H-CFH Common Working Register Area C0H-CFH BIT Working Register Addressing Programming TIP Addressing the Common Working Register AreaExample 12 -Bit Working Register Addressing 14 -Bit Working Register Addressing 15 -Bit Working Register Addressing Example Stack Pointers SPL System and User StacksStack Operations POP RP1 SPL,#0FFH SPL ← FFHPush RP0 Push RP1 Addressing Modes Register Addressing Register Addressing Mode R Indirect Register Addressing to Register File Indirect Register Addressing Mode IR Indirect Register Addressing to Program Memory Indirect Register Addressing Mode Indirect Working Register Addressing to Register File LCD Indexed Addressing to Register File Indexed Addressing Mode Next 2 Bits Indexed Addressing Mode Indexed Addressing to Program or Data Memory 10. Direct Addressing for Load Instructions Direct Address Mode DA 11. Direct Addressing for Call and Jump Instructions Direct Address Mode 12. Indirect Addressing Indirect Address Mode IA 13. Relative Addressing Relative Address Mode RA 14. Immediate Addressing Immediate Mode IM Control Registers D1H T0CNTD0H T0DATA Mapped Registers Register Name Mnemonic Decimal Hex Register Description Format Basic Timer Input Clock Selection Bits Btcon Basic Timer Control Register D3H Set1 Bank0Bit Identifier Reset Value Read/Write Addressing Mode Watchdog Timer Function Enable Bits for System Reset Cacon Counter a Control Register F3H Set1 Bank0 Subsystem Clock Selection Bits Clkcon System Clock Control Register D4H Set1 Bank0CPU Clock System Clock Selection Bits External Reference Selection Bit Cmod Comparator Mode Register E9H Set1 Bank1Comparator Enable Bit Conversion Timer Control Bit P2.5 Function Selection Bit Cmpsel Comparator Input Selection Register EBH Set1 Bank1P2.7 Function Selection Bit P2.6 Function Selection Bit EMT External Memory Timing Register Note FEH Set1 Bank0 Flags System Flags Register D5H Set1 Bank0 Operation stop Operation start auto clear bit Flash Memory Mode Selection BitsFmcon Flash Memory Control Register EFH Set1 Bank1 Flash Memory Sector Address Low Byte Flash Memory User Programming Enable BitsFlash Memory Sector Address High Byte Interrupt Level 0 IRQ0 Enable Bit Timer 0 Match or Overflow Interrupt Level 3 IRQ3 Enable Bit Timer 2 Match or OverflowInterrupt Level 2 IRQ2 Enable Bit Counter a Interrupt Interrupt Level 1 IRQ1 Enable Bit Timer 1 Match or Overflow Instruction Pointer Address Low Byte IPH Instruction Pointer High Byte DAH Set1 Bank0IPL Instruction Pointer Low Byte DBH Set1 Bank0 Instruction Pointer Address High Byte IPR Interrupt Priority Register FFH Set1 Bank0 Level 2 IRQ2 Request Pending Bit Counter a Interrupt IRQ Interrupt Request Register DCH Set1 Bank0Not pending Pending Not pending VDD ≥ Lvdflag Level VDD Lvdflag Level LVD Flag 2.3V Indicator BitLvdcon LVD Control Register E0H Set1 Bank1 P0.4/INT4 Mode Selection Bits P0.7/INT4 Mode Selection BitsP0.6/INT4 Mode Selection Bits P0.5/INT4 Mode Selection Bits P0.0/INT0 Mode Selection Bits P0.3/INT3 Mode Selection BitsP0.2/INT2 Mode Selection Bits P0.1/INT1 Mode Selection Bits P0.4 External Interrupt INT4 Enable Bit P0.7 External Interrupt INT4 Enable BitP0.6 External Interrupt INT4 Enable Bit P0.5 External Interrupt INT4 Enable Bit P0.4 External Interrupt INT4 Pending Flag Bit P0.7 External Interrupt INT4 Pending Flag Bit see NoteP0.6 External Interrupt INT4 Pending Flag Bit P0.5 External Interrupt INT4 Pending Flag Bit P0.4 Pull-up Resistor Enable Bit P0.7 Pull-up Resistor Enable BitP0.6 Pull-up Resistor Enable Bit P0.5 Pull-up Resistor Enable Bit P1.4 Mode Selection Bits P1.7 Mode Selection BitsP1.6 Mode Selection Bits P1.5 Mode Selection Bits P1.0 Mode Selection Bits P1.3 Mode Selection BitsP1.2 Mode Selection Bits P1.1 Mode Selection Bits P2.4/INT9 Mode Selection Bits P2.7/INT9 Mode Selection BitsP2.6/INT9 Mode Selection Bits P2.5/INT9 Mode Selection Bits P2.0/INT5 Mode Selection Bits P2.3/INT8 Mode Selection BitsP2.2/INT7 Mode Selection Bits P2.1/INT6 Mode Selection Bits P2.4 External Interrupt INT9 Enable Bit P2.7 External Interrupt INT9 Enable BitP2.6 External Interrupt INT9 Enable Bit P2.5 External Interrupt INT9 Enable Bit P2.4 External Interrupt INT9 Pending Flag Bit P2.7 External Interrupt INT9 Pending Flag Bit see NoteP2.6 External Interrupt INT9 Pending Flag Bit P2.5 External Interrupt INT9 Pending Flag Bit P2.4 Pull-up Resistor Enable Bit P2.7 Pull-up Resistor Enable BitP2.6 Pull-up Resistor Enable Bit P2.5 Pull-up Resistor Enable Bit P3CON Port 3 Control Register EFH Set1 Bank0 Each Function Description and Assignment to P3.0-P3.3 P3CON Port 4 Control Register Selection Bit P3.5 Mode Selection BitsP3.4 Mode Selection Bits P345CON Port345 Control Register E1H Set1 Bank1 P4CON Port 4 Control Register F0H Set1 Bank0 P4.4 Mode Selection Bits P4.7 Mode Selection BitsP4.6 Mode Selection Bits P4.5 Mode Selection Bits P4.0 Mode Selection Bits P4.3 Mode Selection BitsP4.2 Mode Selection Bits P4.1 Mode Selection Bits Source page 0 See Note PP Register Page Pointer DFH Set1 Bank0Destination page 0 See Note Source Register Page Selection Bits Register Pointer 1 Address Value RP0 Register Pointer D6H Set1 Bank0RP1 Register Pointer D7H Set1 Bank0 Register Pointer 0 Address Value Stack Pointer Address Low Byte Stop Control Register Enable BitsSPL Stack Pointer Low Byte D9H Set1 Bank0 Stopcon Stop Control Register FBH Set1 Bank0 Tri-State External Interface Control Bit SYM System Mode Register DEH Set1 Bank0Fast Interrupt Enable Bit Global Interrupt Enable Bit T0CON- Timer 0 Control Register D2H Set 1 Bank0 T1CON Timer 1 Control Register FAH Set1 Bank0 T2CON Timer 2 Control Register E8H Set1 Bank1 Sources LevelsVectors S3C8/S3F8-Series Interrupt Types Interrupt Types S3F80JB Interrupt Structure S3F80JB Interrupt Structure ROM Vector Address Area Interrupt Vector Addresses D8H Interrupt PriorityFCH Interrupt Control Register Overview Function Description ENABLE/DISABLE Interrupt Instructions EI, DISYSTEM-LEVEL Interrupt Control Registers Interrupt Processing Control Points Interrupt Function Diagram Peripheral Interrupt Control Registers System Mode Register SYM System Mode Register SYM Interrupt Mask Register IMR Interrupt Mask Register IMR Interrupt Request Priority Groups Interrupt Priority Register IPR Interrupt Priority Register IPR Interrupt Request Register IRQ Interrupt Request Register IRQ Pending Bits Cleared Automatically by Hardware Pending Bits Cleared by the Service RoutineInterrupt Pending Function Types Overview Interrupt Source Polling Sequence Interrupt Service Routines Fast Interrupt Processing Generating Interrupt Vector AddressesNesting of Vectored Interrupts Instruction Pointer IP Programming Guidelines Procedure for Initiating Fast InterruptFast Interrupt Service Routine Fast Interrupt Processing Addressing Modes Data Types Ldcd LDELDC Lded Logic Instructions Bit Manipulation Instructions CPU Control Instructions System Flags Register Flags Flags Register Flags Flag Descriptions Flag Notation Conventions Instruction Set SymbolsInstruction SET Notation Irr Indirect working register pair only @RRp p = 0, 2 Immediate addressing mode #data data =Immediate long addressing mode #data data = range @Rn or @reg reg = 0-255, n = Opcode MAP Lower Nibble HEX Opcode Quick Reference Djnz INC NOP Djnz INC NextR1,R2 R2,R1 R1,IM Condition Codes Binary Mnemonic Description Flags Set Condition Codes Instruction Descriptions Dst Src ADC Add with carryFlags Format Bytes Cycles ADD Add Always cleared to LogicalFlags Unaffected Set if the result is 0 cleared otherwise Band Bit Operation BCP Bit CompareBCP Hex Dst Bitc Bit ComplementBitc Format Bitr Bit ResetBitr dst.b Operation dstb ← Bits dst.b Operation dstb ← Bits Bit Set BOR BOR Bit or Btjrf SKIP,R1.3 Btjrf Bit Test, Jump Relative on FalseExample Given R1 = 07H Btjrt SKIP,R1.1 Btjrt Bit Test, Jump Relative on True R1,01H.1 R1 = 06H, register 01H = 03H Bxor Bit XOR @SP PCL PCH Call Call ProcedureCall Complemented No other flags are affected CCF Complement Carry FlagCCF Operation C ← not C 00H Register 00H CLR ClearCLR dst Operation dst ← COM COM Complement INC Skip LD CP Compare Cpije Cpije Compare, Increment, and Jump on Equal Instruction Cpijne Compare, Increment, and Jump on Non-EqualCpijne If dst src 0, PC ← PC + RA Bits DA Decimal AdjustDAdst Operation dst ← DA dst @R1 @R1 ← Leave the value 31 BCD in address 27H @R1 R1,R0R1 ← 3CH + 3CH Opc Dst Examples Given R1 = 03H and register 03H = 10H DEC DecrementDEC Dst Operation ← dst Decw Decw Decrement Word No flags are affected DI Disable InterruptsOperation SYM 0 ← Operation dst ÷ src DIV Divide Unsigned SRP #0C0H Djnz R1,LOOP Djnz Decrement and Jump if Non-ZeroDjnz r,dst Operation r ← r Jump taken No jump EI Enable Interrupts @SP @IP Enter EnterEnter Operation SP @SP Exit ExitExit Operation IP Idle Idle Idle Operation = 1CH Contents of the destination operand are incremented by oneINC Increment INC dst Operation dst ← dst + Loop Incw RR0 Incw Increment WordIncw Incw RR0 Flags ← Flags Iret Interrupt ReturnIret Flags ← @SP PC ↔ IP Labelw JP Jump Labelx → PC = 1FF7H JR Jump RelativeExample Given The carry flag = 1 and Labelx = 1FF7H Dst ← src LD Load Register 31H = 0AH, R0 = 01H, R1 = 0AH 0AH= 0FFH, R1 = 0AH R0,00H.2 07H, register 00H 05H LDB Load BitLDB Dst Examples Given R0 = 06H and general register 00H = 05H XL L XL H Addr ModeLDC/LDE Load Memory LDC/LDE dst,src Operation dst ← src Examples LDC/LDE LDCD/LDED dst,src Operation dst ← src LDCD/LDED Load Memory and Decrement Into R8 and RR6 is incremented by one RR6 ← RR6 + LDCI/LDEI Load Memory and IncrementLDCI/LDEI dst,src Operation dst ← src Rr ← rr + Operation rr ← rr LDCPD/LDEPD Load Memory with Pre-DecrementLdcpd Operation rr ← rr + LDCPI/LDEPI Load Memory with Pre-IncrementLdcpi LDW RR6,RR4 LDW Load WordRR IML Cleared Mult Multiply UnsignedMult dst,src Operation dst ← dst ⋅ src Operation PC ← @ IP Next NextNext NOP When the instructionNOP No Operation Or Logical or 00H Register 00H 55H, SP = 00FCH POP Pop From StackPOP dst Operation dst ← @SP Popud dst,src Popud Pop User Stack Decrementing Popui dst,src Popui Pop User Stack Incrementing 0FFH = 0AAH, SPH = 0FFH, SPL = 0FFH Push Push To StackPush src Operation SP ← SP SPH = 0FFH, SPL = 0FFH Decremented stack pointer Pushud Push User Stack DecrementingPushud IR ← IR Pushui dst,src Operation IR ← IR + Pushui Push User Stack Incrementing Flags Cleared to RCF Reset Carry FlagRCF PC = 101AH, SP = 00FEH RET ReturnRET Operation PC ← @SP Set if the result bit 7 is set cleared otherwise RL Rotate LeftDst 0 ← dst Dst n + 1 ← dst n, n = RLC RLC Rotate Left Through Carry Rotation cleared otherwise RR Rotate RightRR dst Operation C ← dst 00H Register 00H 2AH, C = RRC Rotate Right Through CarryRRC Dst 7 ← C Statement SB0 Select BankSB0 Operation Bank ← SB1 SB1 Select Bank Set otherwise, indicating a borrow Format Bytes Cycles SBC Subtract With CarryAlways set to Sets the carry flag to logic one SCF Set Carry FlagSCF Set to No other flags are affected 00H Register 00H 0CD, C = SRA Shift Right ArithmeticSRA dst SRP1 SRP/SRP0/SRP1 Set Register PointerSRP SRP0 Stop Stop Stop Operation Set otherwise indicating a borrow Format Bytes Cycles SUB SubtractSUB 00H Register 00H 0E3H Swap Swap NibblesSwap dst Flags Undefined Set if the result is 0 cleared otherwise 00H,01H Register 00H = 2BH, register 01H = 02H, Z = TCM Test Complement Under MaskR0,R1 = 0C7H, R1 = 02H, Z = R0,@R1 = 0C7H, R1 = 02H, register 02H = 23H, Z = Operation dst and src Always reset toTM Test Under Mask TMdst,src Opc 4n 3F WFI Wait For InterruptWFI 7FH XOR Logical Exclusive orXOR System Clock Circuit Clock Circuits System Clock Circuit Diagram Clock Status During POWER-DOWN Modes System Clock Control Register Clkcon System Clock Control Register Clkcon Reset Sources Reset Reset Sources of The S3F80JB EIexternal interrupt enable Reset Block Diagram of The S3F80JB LVD Reset Reset MechanismExternal Reset PIN Watch DOG Timer Reset Internal Power-On Reset Circuit Internal POWER-ON Reset Timing Diagram for Internal Power-On Reset Circuit External Interrupt Reset Reset Timing Diagram for The S3F80JB in Stop mode by Ipor Slope of V DD Stop Error Detection & RecoveryVreset Reset Source Idle Mode Release POWER-DOWN ModesIdle Mode Block Diagram for Back-up Mode BACK-UP Mode Programming TIP To Enter Stop Mode Stop Mode Using LVD to Release Stop Mode Sources to Release Stop ModeUsing nRESET Pin to Release Stop Mode Using Ipor to Release Stop Mode SED&R Stop Error Detect and Recovery System Reset Operation Dec Hardware Reset Values Dec Hex Timer 1 Data Register High ByteTimer 1 Data Register Low Byte Timer 1 Control Register Timer 2 Control Register Timer 2 Counter Register Low ByteTimer 2 Data Register High Byte Timer 2 Data Register Low Byte SED&R IporLVD Stop Ipor Connect to VSS Recommendation for Unusued Pins← # 0FFH P2PUR LD STOPCON,#0A5H Summary Table of BACK-UP MODE, Stop MODE, and Reset StatusSummary of Each Mode Item/Mode Back-up Reset Status Stop Stopcon ← # A5H O Ports P3.0-P3.1 S3F80JB Port Configuration Overview 44-QFPPort Configuration Options Assigned individually as analog input pin for comparator S3F80JB Port Configuration Overview 32-SOP S3F80JB I/O Port Data Register Format Port Data Registers Pull-up Resistor Enable Registers Port 0 and Port 2 only PULL-UP Resistor Enable Registers Timer Basic Timer BT Basic Timer Control Register Btcon Basic Timer Control Register Btcon Oscillation Stabilization Interval Timer Function Basic Timer Function DescriptionWatch-dog Timer Function Timer 0 Control Register T0CON Timer 0 Control Register T0CON Interval Timer Mode Timer 0 Function DescriptionTimer 0 Interrupts IRQ0, Vectors FAH and FCH Simplified Timer 0 Function Diagram PWM Mode Pulse Width Modulation Mode Simplified Timer 0 Function Diagram Capture Mode Capture Mode Basic Timer and Timer 0 Block Diagram Main BTCON,#52H Programming TIP Configuring the Basic TimerCLR SYM CLR SPL Programming TIP Programming Timer T0OVER Iret ULT,NO200MSSET BitsNO200MSSET Timer Timer 1 Capture Interrupt Timer 1 Overflow Interrupt Simplified Timer 1 Function Diagram Interval Timer Mode Timer 1 Match Interrupt Timer 1 Block Diagram Timer 1 Control Register T1CON Timer 1 Control Register T1CON Timer 1 Registers T1CNTH, T1CNTL, T1DATAH, T1DATAL Counter a Counter a Block Diagram Counter a Control Register Cacon Counter a Control Register Cacon Counter a Pulse Width Calculations Method 2 When Caof = Counter a Output Flip-Flop Waveforms in Repeat Mode Through P3.1 Set any value except 00H Programming TIP To generate a one-pulse signal through P3.1CADATAH,# Set 40 ms CADATAL,# 13-1 Timer 2 Capture Interrupt Timer 2 Overflow Interrupt Simplified Timer 2 Function Diagram Interval Timer Mode Timer 2 Match Interrupt Timer 2 Block Diagram Timer 2 Control Register T2CON Timer 2 Control Register T2CON Timer 2 Registers T2CNTH, T2CNTL, T2DATAH, T2DATAL Comparator Comparator Block Diagram for The S3F80JB Comparator Operation Conversion Characteristics Comparator Mode Register Cmod Comparator Result Register Cmpreg Embedded Flash Memory Interface Flash ROM Configuration Pin No Function User Program ModeTool Program Mode Isptm ON-BOARD Programming Sector 15-4 Bit ISP Reset Vector and ISP Sector SizeISP Sector Size Area of ISP Sector ISP Sector Size Flash Memory Control Register Fmcon Flash Memory Control Registers User Program ModeFlash Memory User Programming Enable Register Fmusr Flash Memory Sector Address Register Fmsech Flash Memory Sector Address Registers Sector Erase Sector Configurations in User Program Mode Sector Erase Flowchart in User Program Mode Sector Erase Procedure in User Program Mode Programming TIP Sector Erase Case1. Erase one sector Erasestart SB1 FMUSR,#0A5H SectoreraseBtjrf FLAGS.7,NOCARRY Nocarry Programming Program procedure in user program mode Byte Program Flowchart in a User Program Mode 10. Program Flowchart in a User Program Mode Case2. Programming in the same sector Programming TIP Programming Case1 -Byte Programming WRINSECTOR50 FMSECH,#19H WRINSECTOR2LD FMSECH,#01H Call Wrbyte NZ,LOOP ReadingProgramming TIP Reading Loop LDC FMCON,#01100001B Hard Lock ProtectionProgramming TIP Hard Lock Protection LVD Flag LVD Resistor String Low Voltage Detect Control Register Lvdcon LOW Voltage Detector Control Register Lvdcon Electrical Data 4MHz Absolute Maximum Ratings Parameter Symbol Conditions Rating UnitD.C. Electrical Characteristics Parameter Symbol Conditions Min Typ Max Unit Output Low Leakage Current All input pins except ILIH2 and XoutLeakage Current All output pins Output Low Vout = 0 Leakage Current All output pins Pull-Up Min Typ Max Unit Characteristics of Low Voltage Detect CircuitParameter Symbol Conditions Data Retention Supply Voltage in Stop Mode Typical Low-Side Driver Sink Characteristics P3.1 only Typical High-Side Driver Source Characteristics P3.1 only Typical VDD-VOHVDD=3.3V Stop Mode Release Timing When Initiated by a Reset A.C. Electrical Characteristics 10. Input Timing for External Interrupts Port 0 and Port Oscillator Clock Circuit Conditions Min Typ Max Unit Oscillation Characteristics TA = 25 C to + 85 C, VDD = 3.6 When released by a reset 216/f StabilizationWait time TWAIT when released by an interrupt Oscillation Stabilization Time VDD = 2.0 250 Number of Writing/Erasing FNwe 10,000 100 Data Access TimeSector Erasing Time Chip Erasing Time Electrical Data 8MHZ VDD = 2.35 V, IOH = 2.2mA P3.0 and P2.0-2.3 TA = 25 C to + 85 C, VDD = 1.95 V to 3.6Fosc = 8 MHz Input High Voltage VDD = 2.35 V, IOH = 6mA VDD = 2.35 V, IOL = 12mA Leakage Current All input pins except ILIH2Leakage Current All input pins except ILIL2 Leakage Current All output pins Pull-Up Resistors For Back-Up Mode Low Level Detect Voltage Operating Mode DD = 3.6 MHz crystalIdle Mode DD =3.6 MHz crystal Stop Mode LVD OFF, V DD = 3.6 LVD ON, V DD = 3.6 Vddv Typical VDD-VOHVDD=3.3V IOHmA Typical VDD-VOHVDD=3.3VVDD-VOHV 18-8 18-9 18-10 Parameter Symbol Condition Min Typ Max Units Comparator Electrical Characteristics TA = -25 C to + 85 C, VDD = 3.6 Flash Erase/Write/Read Voltage Fewrv 18-14 SOP-450A Pin SOP Package Dimension QFP-1010B Programming Socket Adapter Target Boards TB80JB Target Board TB80JB Target Board Configuration IDLE, Stop LED Components Consisting of S3F80JB Target Board Block SymbolsJ1A VCC, GND, S Stop LED JP#Idle LED Pin Connector Pin Assignment for TB80JB Development Tools Suppliers Series In-Circuit EmulatorOTP/MTP Programmer GW-PRO2 GW-PRO2 OTP/MTP Programmer Writer SPW2+Seminix Customer sample Risk order For what kind of product will you be using this order?Product description Package Marking Check One Delivery Date s Quantity Comments Signatures Risk Order InformationCustomer Risk Order Agreement Order Quantity and Delivery Schedule Flash Application Notes VDD S3F80JB Important Note S3F80JB/9 is needed to nRESET pin = 0GND & Test pin = 1VDD For Serial Programming Mode Timing Diagram For Normal Operating ModeS3F80JB/9 is needed to nRESET pin = 1VDD & Test pin = 0GND When nRESET pin = 1VDD & Test pin = 0GND ¾ When S3F80JB When Test PIN = 1VDD ¾ When S3F80J9