Rclk or Pxtalin, Drvr, 160 159 | Texas Instruments TMS380C26

TMS380C26

NETWORK COMMPROCESSOR

SPWS010A±APRIL 1992±REVISED MARCH 1993

PARAMETER MEASUREMENT INFORMATION

token ring Ð transmitter timing (see Figure 20)

NO.

PARAMETER

MIN TYP MAX

UNIT

Delay from DRVR rising edge (1.8 V) to

falling edge (1.0 V) or DRVR falling edge

(1.0 V) to

159

DRVR

±2

ns

DRVR rising edge (1.8 V)

160²

Delay from RCLK (or PXTALIN) falling edge (1.0 V) to DRVR rising edge (1.8 V)

(see Note 15)

161²

Delay from RCLK (or PXTALIN) falling edge (1.0 V) to DRVR falling edge (1.0 V)

(see Note 15)

162²

Delay from RCLK (or PXTALIN) falling edge (1.0 V) to

falling edge (1.0 V)

(see Note 15)

DRVR

163²

Delay from RCLK (or PXTALIN) falling edge (1.0 V) to

rising edge (1.8 V)

(see Note 15)

DRVR

td(DR)L )td(CRN)H

±

td(DR)H )td(DRN)L

±1.5

164

DRVR/DRVR

Asymmetry

ns

2

2

²When in active-monitor mode, the clock source is PXTALIN; otherwise, the clock-source is either RCLK or PXTALIN.

NOTE 15: This parameter is not tested to a minimum or a maximum but is measured and used as a component required for parameter 164.

RCLK or PXTALIN

DRVR

160

159

DRVR

162

2.60

1.50

0.60

2.40

1.50

0.60

161

159

2.40

1.50

0.60

163

Figure 20. Skew and Asymmetry from RCLK or PXTALIN to DRVR and DRVR

POST OFFICE BOX 1443 •HOUSTON, TEXAS	55
77251±1443

Image 55

Texas Instruments TMS380C26 Token ring Ð transmitter timing see Figure, Rclk or Pxtalin, Drvr, 160 159, 162 161 159 163

Contents

Attached System Bus LAN Subsystem Network Commprocessor PIN Quad Flat Pack TOP View Pinout Description Block diagram and signal descriptions Terminal Functions TMS380C26PIN Name Description AX3 AX2 MaxphAX1 AX0 Maxpl Mras SresetMreset OUT MOE NSELOUT0 NSELOUT1 Prtyen Sbhe = H Shrq Sddir Direction DIO DMASintr SWR SRD Syncin 108 Reserved. This signal must be left unconnected see Note= Selects 8-bit mode see Note = Selects 16-bit mode = L System Interface ± Motorola Mode SI/MSBHE/ Srnw Sirq Terminal Functions = LSbgr Sbrq Sdtack SudsSlds RCVR/RXD FRAQ/TXDNsrt Pxtalin TXC LpbkColl Terminal Functions VSS4 VSS5 VSS6 VsslVSS1 VSS2 VSS3 Communications processor CP ArchitectureSystem interface SIF Protocol handler PH Memory interface MIF Clock generator CG Adapter support function ASF Address Description Adapter-Internal Pointers for Token-Ring² Adapter-Internal Pointers for Ethernet ² Byte Transfers User-Access Hardware Registers³ 68xxx Mode is always 16-bit Word Transfers Sifacl Register Bits 0-2 Test 0±2. Value on Test 0±2 pinsBit 5 Swddir Ð Current Sddir Signal Value SIF Adapter Control Register Sifacl Bit 10 Boot Ð Bootstrap CP Code Bit 6 Swhrq Ð Current Shrq Signal ValueBit 7 Psdmaen Ð Pseudo-System-DMA Enable Bit 8 Areset Ð Adapter Reset System Psdmaen Swhrq Swhlda Sinten Interrupt Result Bit 12 Sinten Ð System-Interrupt EnableBit 13 PEN Ð Adapter Parity Enable Bit 14 Ð 15 Nselout 0±1 Ð Network selection outputs Dmadir Sddir Swhlda Swddir Swhrq Psdmaen Sinten Sifacl Control for Pseudo-DMA OperationSysteminterrupt SINTR/SIRQ DMA SHRQ/SBRQ See Note Recommended operating conditionsMIN NOM MAX Unit Parameter Test Conditions MIN TYP MAX Unit Output Under Test Test measurementHigh Low Vload IOL When Reference PeriodsClkdiv = Oscout MBCLK1² MBCLK2² Timing parameters Static signalsTiming parameter symbology Signal Function HVDDH-RSL 118² Pulse duration High 289² ThRST Hold time of DMA size from High Intel mode onlyParameter MIN MAX Unit Reaches minimum high level 101 106 104 105 102 107 110 108 109 111 117 118 119 288 289 VDD Sbclk Oscin MBCLK1 MBCLK2 Sreset S8/SHALTMinimun VDD High Level 103 121 Hold time Valid after MBCLK1 low 126 Delay time from MBCLK1 no longer low to ValidMreset NMI MBCLK1 MBCLK2 MAX0 MAX2 ADD/EN Mromen Maxph Maxpl MresetMADH0±MADH7 MADL0±MADL7 Maxph Maxpl Memory bus timing clocks, MRAS, MCAS, and MAL to AddressMromen MAL Column Status Column RowAddress Address Status Maxph Maxpl Memory bus timing read cycleMcas MOE Maxph Maxpl MADH0±MADH7 Mbiaen MAX0 MAX2 MromenMras Mcas Address Status Data/Parity Memory bus timing write cycle Mras Mcas Mben Enable AddressMAX0, Address MAX2 Mromen Parameter MIN Memory bus timing TMS380C26 releases control of bus 75a 74a MBCLK1 MBCLK2 MbenMddir MAL Mbiaen Mbrq Mbgr Memory bus timing TMS380C26 resumes control of bus Setup time High before MBCLK1 rising edge, bus resumeHold time Valid after MBCLK1 low, bus resume Memory Bus Timing TMS380C26 Resumes Control of Bus Mben Mddir MAL Mbiaen Mbrq Mbgr Macs Memory bus timing external bus master read from TMS380C26Hold time Low after MBCLK2 low, external bus master read MAX0 MAX2 Maxph Maxpl MADH0±MADH7 MBCLK1 MBCLK2Mddir Macs MAX0, MAX2 Maxph Maxpl Memory bus timing external bus master write to TMS380C26Data/Pty Mcas Mref Memory bus timing Dram refresh timingMADL0±MADL7 Mras 73a Xmatch Xfail Xmatch and Xfail timingBit 127 128 Rcvr Token ring Ð ring interface timingParameter MIN TYP MAX Unit Rclk 160 159 Token ring Ð transmitter timing see FigureRclk or Pxtalin Drvr Txen Ethernet timing of clock signalsEthernet timing of Xmit signals TXD RXD Ethernet timing of RCV signals Ð start of frameCRS RXC 322 Ethernet timing of RCV signals Ð end of frameCrshld 320 321 Norxc Ethernet timing of RCV signals Ð no RXCTXD Txen JAM 350TXC TXD Data 80x8x DIO read timing Sdben SCS, SrsxSRS0± SRS2 Sbhe Sras 80x8x DIO write timing 282W 283W 276 279 275 282b Valid 264 265 268 256267 272a 280 281 281a 287 First 286 Second 80x8x interrupt acknowledge timing ± first Siack pulse80x8x interrupt acknowledge timing ± second Siack pulse SRD, SWR SCS Siack SADH0±SADH7 SADL0±SADL7,HI-ZSPH, SPL SCS, Srsx SRS0±SRS2 Sbhe Siack SWR SRDSddir High Sdben SRDY²HI-Z SWR Sown 80x8x mode bus arbitration timing, SIF takes controlSown SRD SWR SRD, SWR Sbbsy ShldaSADL0±SADL7 SPH, SPL High TwSCKL ± After Sbclk low to guarantee recognition on this cycle212 Delay from Sbclk low to address valid 214 ² This cycle 208b Sbclk Sras Slds 80x8x mode DMA write timing Sddir High SRD HighSADL0±SADH7 SADH0±SADL7 SPH, SPL 80x8x mode bus arbitration timing, SIF returns control 208c 80x8x mode bus release timingSbrls Sown TW or 68xxx DIO read timing SDTACK²HI-Z SADH0±SADH7 SADL0±SADL7,HI-Z SPH, SPL SRS0, SRS1Siack Srnw Suds Slds Suds Slds Sdtack 68xxx DIO write timing SADH0±SADH7 SADL0±SADL7,HI-Z SPH, SPL SCS SRSX, SRS0, SRS1 Siack SrnwSDBEN³ SDTACK² Siack Sdtack 68xxx interrupt acknowledge cycle timingSCS Siack SCS Srnw Sdtack 275 282a 255 SCS, Srsx SRS0, SRS1 Sbhe Siack Srnw SldsSdben SDTACK² HI-Z SADH0±SADH7 SADL0±SADL7, HI-ZSPH, SPL Sbrq 68xxx mode bus arbitration timing, SIF takes control241 Delay from Sbclk high in TX cycle to High Sbgr SADH0±SADH7 HI-Z SADL0±SADL7 SPH, SPL Sberr Sdtack SbbsySAS, Slds Suds Srnw Suds SAS 68xxx mode DMA read timing237R Delay from Sbclk high in the T2 cycle to Low On this cycle 208b Sale SADL0±SADH7 SADH0±SADL7 SPH, SPL Sdben Suds Slds 68xxx mode DMA write timing SADL0±SADH7, SADH0±SADL7 SPL, SPH SAS 240 ² Setup SRNW, 68xxx mode bus arbitration timing, SIF returns control Write Read Sbclk Sbgr SdtackRead HI-Z Write SIF HI-Z Sberr Sdtack 68xxx mode bus release and error timingSown Sberr Sbrls Sown TH B TH E Sbclk Sdtack Sberr Shalt Sown Rerun cycle with delayed start²Normal completion with delayed start² Sbclk Sdtack Sberr Shalt MO±069±AD Jedec plastic leaded quad flat package PQ suffix254 0.010 NOM 635 0.025 NOM 76 0.030 NOM Jedec NO. Outline Terminals MIN MAX Important Notice