Manuals / Texas Instruments / Computer Equipment / Network Router

Texas Instruments TMS380C26 specifications 68xxx DIO read timing

Models: TMS380C26

1 92

Download 92 pages 8.25 Kb

Page 75

TMS380C26

NETWORK COMMPROCESSOR

SPWS010A±APRIL 1992±REVISED MARCH 1993

PARAMETER MEASUREMENT INFORMATION

68xxx DIO read timing

NO.

PARAMETER

MIN MAX

UNIT

255

Delay from

low to either

or

high

15

ns

SDTACK

SCS,

SUDS,

SLDS

259²

Hold of SAD high-impedance after

or

low (see Note 21)

0

ns

SUDS

SLDS

260

Setup of SADH0±SADH7, SADL0±SADL7, SPH, and SPL valid before

low

0

ns

SDTACK

Delay from

or

high to SADH0±SADH7, SADL0±SADL7, SPH, and SPL

261²

SCS,

SUDS,

SLDS

35

ns

high-impedance (see Note 21)

261a

Hold of output data valid after

or

no longer low (see Note 21)

0

ns

SUDS

SLDS

267

Setup of register address before

or

no longer high (see Note 21)

15

ns

SUDS

SLDS

268

Hold of register address valid after

or

no longer low (see Note 22)

0

ns

SUDS

SLDS

272

Setup of SRNW before

or

no longer high (see Note 21)

15

ns

SUDS

SLDS

273

Hold of SRNW after

or

high

0

ns

SUDS

SLDS

273a

Hold of

high after

or

high

55

ns

SIACK

SUDS

SLDS

275

Delay from

or

high to

high (see Note 21)

35

ns

SCS,

SUDS,

SLDS

SDTACK

Delay from

low in the first DIO access to the SIF register to

low in the immediately fol-

276³

SDTACK

SDTACK

4000

ns

lowing access to the SIF

279²

Delay from

or

high to

high impedance

65

ns

SUDS

SLDS

SDTACK

282a

Delay from

low to

low

35

ns

SDBEN

SDTACK

Delay from

or

low to

low (see TMS380 Second Generation Token-Ring User's

282R

SUDS

SLDS

SDBEN

55

ns

Guide, SPWU005, subsection 3.4.1.1.1) provided the previous cycle completed

283R

Delay from

or

high to

high (see Note 21)

35

ns

SUDS

SLDS

SDBEN

286

Pulse duration,

or

high between DIO accesses (see Note 21)

55

ns

SUDS

SLDS

²This specification is provided as an aid to board design.

³This specification has been characterized to meet stated value.

NOTES: 21. The ªinactiveº chip select is SIACKin DIO read and DIO write cycles, and SCS is the ªinactiveº chip select in interrupt acknowledge cycles.

22.In 80x8x mode, SRAS may be used to strobe the values of SBHE, SRSX, SRS0±SRS2, and SCS. When used to do so, SRAS must meet parameter 266a, and SBHE, SRS0±SRS2, and SCS must meet parameter 264. If SRAS is strapped high, then parameters 266a and 264 are irrelevant, and parameter 268 must be met.

POST OFFICE BOX 1443 •HOUSTON, TEXAS	75
77251±1443

Image 75

Texas Instruments TMS380C26 specifications 68xxx DIO read timing

Contents

Attached System Bus LAN Subsystem Network CommprocessorPIN Quad Flat Pack TOP View PinoutDescription Block diagram and signal descriptions TMS380C26 Terminal FunctionsPIN Name Description AX3 AX2 MaxphAX1 AX0 MaxplMras SresetMreset OUT MOENSELOUT0 NSELOUT1 PrtyenSbhe = HSddir Direction DIO DMA ShrqSintr SWR SRDSyncin 108 Reserved. This signal must be left unconnected see Note= Selects 8-bit mode see Note = Selects 16-bit modeSystem Interface ± Motorola Mode SI/M = LSBHE/ Srnw Sirq Terminal Functions = LSbgr SbrqSuds SdtackSlds RCVR/RXD FRAQ/TXDNsrt PxtalinLpbk TXCColl Terminal Functions VSS4 VSS5 VSS6 VsslVSS1 VSS2 VSS3Architecture Communications processor CPSystem interface SIF Protocol handler PH Memory interface MIFClock generator CG Adapter support function ASFAddress Description Adapter-Internal Pointers for Token-Ring²Adapter-Internal Pointers for Ethernet ² Byte Transfers User-Access Hardware Registers³ 68xxx Mode is always 16-bit Word TransfersSifacl Register Bits 0-2 Test 0±2. Value on Test 0±2 pinsBit 5 Swddir Ð Current Sddir Signal Value SIF Adapter Control Register SifaclBit 10 Boot Ð Bootstrap CP Code Bit 6 Swhrq Ð Current Shrq Signal ValueBit 7 Psdmaen Ð Pseudo-System-DMA Enable Bit 8 Areset Ð Adapter ResetSystem Psdmaen Swhrq Swhlda Sinten Interrupt Result Bit 12 Sinten Ð System-Interrupt EnableBit 13 PEN Ð Adapter Parity Enable Bit 14 Ð 15 Nselout 0±1 Ð Network selection outputsDmadir Sddir Swhlda Swddir Swhrq Psdmaen Sinten Sifacl Control for Pseudo-DMA OperationSysteminterrupt SINTR/SIRQ DMA SHRQ/SBRQSee Note Recommended operating conditionsMIN NOM MAX Unit Parameter Test Conditions MIN TYP MAX UnitOutput Under Test Test measurementHigh Low Vload IOLReference Periods WhenClkdiv = Oscout MBCLK1² MBCLK2² Timing parameters Static signalsTiming parameter symbology Signal FunctionHVDDH-RSL 118² Pulse duration High 289² ThRST Hold time of DMA size from High Intel mode onlyParameter MIN MAX Unit Reaches minimum high level101 106 104 105 102 107 110 108 109 111 117 118 119 288 289 VDD Sbclk Oscin MBCLK1 MBCLK2 Sreset S8/SHALTMinimun VDD High Level 103121 Hold time Valid after MBCLK1 low 126 Delay time from MBCLK1 no longer low to ValidMreset NMIMreset MBCLK1 MBCLK2 MAX0 MAX2 ADD/EN Mromen Maxph MaxplMADH0±MADH7 Memory bus timing clocks, MRAS, MCAS, and MAL to Address MADL0±MADL7 Maxph MaxplMromen MAL Column Status Column RowAddress Address StatusMaxph Maxpl Memory bus timing read cycleMcas MOE Maxph Maxpl MADH0±MADH7Mbiaen MAX0 MAX2 MromenMras Mcas Address Status Data/ParityMemory bus timing write cycle Mras Mcas Mben Enable AddressMAX0, Address MAX2 MromenParameter MIN Memory bus timing TMS380C26 releases control of busMBCLK1 MBCLK2 Mben 75a 74aMddir MAL Mbiaen Mbrq Mbgr Setup time High before MBCLK1 rising edge, bus resume Memory bus timing TMS380C26 resumes control of busHold time Valid after MBCLK1 low, bus resume Memory Bus Timing TMS380C26 Resumes Control of Bus Mben Mddir MAL Mbiaen Mbrq Mbgr Memory bus timing external bus master read from TMS380C26 MacsHold time Low after MBCLK2 low, external bus master read MBCLK1 MBCLK2 MAX0 MAX2 Maxph Maxpl MADH0±MADH7Mddir Macs Memory bus timing external bus master write to TMS380C26 MAX0, MAX2 Maxph MaxplData/Pty Mcas Mref Memory bus timing Dram refresh timingMADL0±MADL7 Mras 73aXmatch Xfail Xmatch and Xfail timingBit 127 128Rcvr Token ring Ð ring interface timingParameter MIN TYP MAX Unit Rclk160 159 Token ring Ð transmitter timing see FigureRclk or Pxtalin DrvrTxen Ethernet timing of clock signalsEthernet timing of Xmit signals TXDRXD Ethernet timing of RCV signals Ð start of frameCRS RXC322 Ethernet timing of RCV signals Ð end of frameCrshld 320 321Ethernet timing of RCV signals Ð no RXC NorxcTXD Txen JAM 350TXC TXD Data80x8x DIO read timing Sdben SCS, SrsxSRS0± SRS2 Sbhe Sras80x8x DIO write timing 282W 283W 276 279 275 282b Valid 264 265 268 256267 272a 280 281 281a287 First 286 Second 80x8x interrupt acknowledge timing ± first Siack pulse80x8x interrupt acknowledge timing ± second Siack pulse SRD, SWR SCS SiackSADH0±SADH7 SADL0±SADL7,HI-ZSPH, SPL SCS, Srsx SRS0±SRS2 Sbhe Siack SWR SRDSddir High Sdben SRDY²HI-ZSWR Sown 80x8x mode bus arbitration timing, SIF takes controlSown SRD SWRSbbsy Shlda SRD, SWRSADL0±SADL7 SPH, SPL High TwSCKL ± After Sbclk low to guarantee recognition on this cycle212 Delay from Sbclk low to address valid 214 ² This cycle 208bSbclk Sras Slds 80x8x mode DMA write timingSddir High SRD HighSADL0±SADH7 SADH0±SADL7 SPH, SPL80x8x mode bus arbitration timing, SIF returns control 208c 80x8x mode bus release timingSbrls Sown TW or68xxx DIO read timing SDTACK²HI-Z SADH0±SADH7 SADL0±SADL7,HI-Z SPH, SPL SRS0, SRS1Siack Srnw Suds SldsSuds Slds Sdtack 68xxx DIO write timingSADH0±SADH7 SADL0±SADL7,HI-Z SPH, SPL SCS SRSX, SRS0, SRS1 Siack SrnwSDBEN³ SDTACK²Siack Sdtack 68xxx interrupt acknowledge cycle timingSCS Siack SCS Srnw Sdtack275 282a 255 SCS, Srsx SRS0, SRS1 Sbhe Siack Srnw SldsSdben SDTACK² HI-Z SADH0±SADH7 SADL0±SADL7, HI-ZSPH, SPLSbrq 68xxx mode bus arbitration timing, SIF takes control241 Delay from Sbclk high in TX cycle to High SbgrSADH0±SADH7 HI-Z SADL0±SADL7 SPH, SPL Sberr Sdtack SbbsySAS, Slds Suds SrnwSuds SAS 68xxx mode DMA read timing237R Delay from Sbclk high in the T2 cycle to Low On this cycle 208bSale SADL0±SADH7 SADH0±SADL7 SPH, SPL Sdben Suds Slds 68xxx mode DMA write timingSADL0±SADH7, SADH0±SADL7 SPL, SPH SAS240 ² Setup SRNW, 68xxx mode bus arbitration timing, SIF returns controlWrite Read Sbclk Sbgr SdtackRead HI-Z Write SIF HI-ZSberr Sdtack 68xxx mode bus release and error timingSown Sberr Sbrls SownTH B TH E Sbclk Sdtack Sberr Shalt Sown Rerun cycle with delayed start²Normal completion with delayed start² Sbclk Sdtack Sberr ShaltMO±069±AD Jedec plastic leaded quad flat package PQ suffix254 0.010 NOM 635 0.025 NOM 76 0.030 NOM Jedec NO. Outline Terminals MIN MAXImportant Notice