Xilinx System Generator v2.1 Reference Guide
between 16 to 4096, inclusive for the other FPGA families. The word width must be between 1 and 1024, inclusive.
The Core datasheet for the Single Port Block Memory may be found locally at:
%XILINX%\coregen\ip\xilinx\eip1\com\xilinx\ip\blkmemsp_v3_2\do c\sp_block_mem.pdf
The Core datasheet for the Distributed Memory may be found on your local disk at:
%XILINX%\coregen\ip\xilinx\eip1\com\xilinx\ip\c_dist_mem_v5_0\ doc\dist_mem.pdf
Single Port RAM
The Xilinx Single Port RAM block implements a random access memory (RAM).
Block Interface
The block has one output port and three input ports for address, input data, and write enable (WE). Values in a Single Port RAM are stored by word, and all words have the same arithmetic type, width, and binary point position.
The block has two possible implementations, using either block or distributed memory. Each data word is associated with exactly one address that can be any unsigned integer from 0 to
The write enable port must be a
110 | Xilinx Development System |