Xilinx System Generator v2.1 Reference Guide

The probability of each of the three outcomes depends on the particular Reed- Solomon code and the nature of the communications channel. The Simulink blocksets provide excellent capabilities for modeling communication channels and ascertaining these probabilities.

Block Interface

The Xilinx RS Decoder Block has two input (din, rst) and four output (dout, info, fail, err_cnt) ports. The RS Decoder block also has two optional input ports (start, erase) and one optional output port (erase_cnt).

Figure 3-39: Reed-Solomon Decoder icons, including optional ports

The port descriptions are:

∙din: carries the codeword to be decoded. The din signal must be a UFixS_0 where S is equal to the symbol width (3 to 12).

∙rst: carries the reset signal for the decoder. After the rst signal is asserted the decoder initializes the next available input as the first input codeword symbol. The rst signal must be a UFix1_0.

∙start: when start is asserted for a particular sample period, the data on the din port is taken as the first input codeword. The start signal is ignored for (n-1) sample periods after the first start signal is asserted. The decoder always needs the start signal to be asserted for one sample period to mark the beginning of a codeword. The start signal must be a UFix1_0.

∙erase: when erase is asserted for a particular sample period, data input on the din port is marked as an erasure to be corrected by the decoder. The erase signal must be a UFix1_0.

∙dout: carries the decoded information symbols and the parity symbols of the input codeword. The dout signal must have the same arithmetic type as the din input.

∙info: info output is 1 when there are information symbols on the dout port and 0 when there are parity symbols on the dout port. The info signal is a UFix1_0.

∙fail: supplied when the last symbol of a code block is output on dout. The decoder sets fail 1 if it determines that there were more errors in the code block than it could correct. The fail signal is a UFix1_0.

∙err_cnt: supplied when the last symbol of a code block is output on dout. The err_cnt outputs the number of errors that were corrected by the decoder in the output code block. The err_cnt signal is a UFixN_0 (where N is equal to the number of binary bits required to represent n-k).

∙erase_cnt: erase_cnt output is available only when the erasure decoding is enabled. The erase_cnt output is set when the last symbol of a code block is output on dout. The erase_cnt output provides a count on the number of erasures that were flagged for the output code block. The erase_cnt signal is a UFixN_0 (where N is equal to the number of binary bits required to represent n).

60

Xilinx Development System

Page 59 Page 61
Page 60
Image 60
Xilinx V2.1 manual Reed-Solomon Decoder icons, including optional ports
Page 59 Page 61

V2.1 specifications

Xilinx V2.1 is a notable iteration in the series of versatile and robust Field-Programmable Gate Arrays (FPGAs) developed to cater to a wide range of applications. Launched to provide enhancements in performance and flexibility, V2.1 embodies sophisticated technologies and features that stand out in the electronics industry.

One of the primary features of Xilinx V2.1 is its improved processing power. The architecture has been optimized to support higher clock speeds and increased logic density, allowing for more complex designs to be implemented effectively. This boost in performance is facilitated by utilizing advanced silicon technologies, which significantly reduce power consumption while maximizing efficiency.

Another significant characteristic of Xilinx V2.1 is its enhanced I/O (Input/Output) capabilities. The device supports a variety of industry-standard interfaces, which include PCI Express, SATA, and various serial communication protocols. Such adaptability ensures seamless integration into existing systems, providing engineers with the flexibility to adapt to various application requirements without the need for substantial redesign efforts.

Xilinx V2.1 also features improved scalability, making it a prime choice for applications that demand diverse performance levels. This device supports an array of configurations and can be used in small-scale projects as well as in larger, more demanding environments requiring extensive resources. This scalability is further aided by support for multiple development platforms, enabling rapid prototyping and simplifying the design process.

Security is increasingly becoming a priority in digital design, and Xilinx V2.1 addresses this concern via hardware security features. It includes enhanced encryption protocols and secure boot functionalities, which help protect intellectual property and sensitive data from unauthorized access.

Additionally, the integration of advanced DSP (Digital Signal Processing) blocks allows Xilinx V2.1 to efficiently handle data-intensive tasks such as video processing and real-time signal analysis. These capabilities make it suitable for applications in telecommunications, automotive systems, and industrial automation.

Xilinx V2.1 also benefits from a rich development environment, including robust software tools that facilitate design entry, simulation, and verification. The support for industry-standard programming languages like VHDL and Verilog simplifies the development process, enabling engineers to design complex systems more efficiently.

In summary, Xilinx V2.1 stands out due to its impressive combination of high performance, flexibility, scalability, security, and comprehensive development support. These features make it a valuable asset for engineers and developers looking to innovate across various sectors, from telecommunications and automotive to industrial applications.
Top Page Image Contents