![Logical](/images/new-backgrounds/55306/55306171x1.webp)
Xilinx System Generator v2.1 Reference Guide
Block Parameters Dialog Box
The block parameters dialog box can be invoked by
Figure
Parameters used by this block are explained in the Common Parameters section of the previous chapter of the Reference Guide.
Xilinx LogiCORE
The Inverter block uses the Xilinx LogiCORE Bus Gate V5.0 if the Implement with Xilinx
The Core datasheet can be found on your local disk at:
%XILINX%\coregen\ip\xilinx\eip1\com\xilinx\ip\baseblox_v5_0\do c\bus_gate.pdf
Logical
The Xilinx Logical block performs a
The block can be implemented either as a Xilinx LogiCORE or as a synthesizable VHDL module. If you build a tree of logical gates, it is typically better to choose the synthesizable implementation so that
logic optimization can be applied during synthesis and mapping.
86 | Xilinx Development System |