System Generator Software Features

The ce2_group contains the blocks operating at twice the system period, i.e., the input register and the up sampler. Here are the corresponding constraints.

#ce2_group and inner group constraint INST "InReg" TNM = "ce2_group";

INST "Up_Sample" TNM = "ce2_group";

TIMESPEC "TS_ce2_group_to_ce2_group" = FROM "ce2_group" TO "ce2_group" "TS_clk" * 2;

The ce3_group operates at three times the system period. It contains the down sampler and the output register, and its constraints are the following.

#ce3_group and inner group constraint INST "Down_Sample" TNM = "ce3_group"; INST "OutReg" TNM = "ce3_group";

TIMESPEC "TS_ce3_group_to_ce3_group" = FROM "ce3_group" TO "ce3_group" "TS_clk" * 3;

Group to group constraints establish the relative speeds of the groups. Here are the constraints that relate the speed of ce2_group to ce1_group.

# Group-to-group constraints

TIMESPEC "TS_ce1_group_to_ce2_group" = FROM "ce1_group" TO "ce2_group" "TS_clk" * 1;

TIMESPEC "TS_ce1_group_to_ce3_group" = FROM "ce1_group" TO "ce3_group" "TS_clk" * 1;

TIMESPEC "TS_ce2_group_to_ce1_group" = FROM "ce2_group" TO "ce1_group" "TS_clk" * 1;

TIMESPEC "TS_ce2_group_to_ce3_group" = FROM "ce2_group" TO "ce3_group" "TS_clk" * 2;

TIMESPEC "TS_ce3_group_to_ce1_group" = FROM "ce3_group" TO "ce1_group" "TS_clk" * 1;

TIMESPEC "TS_ce3_group_to_ce2_group" = FROM "ce3_group" TO "ce2_group" "TS_clk" * 2;

Port timing requirements can be set in the parameter dialog boxes for Gateway In and Out blocks. These requirements are translated into port constraints like those shown below. In this example, the 3-bit DIN input is constrained to operate at its gateway’s sample rate (corresponding to a period of 20 ns). The 'FAST' attributes indicate that the ports should be implemented using hardware resources that reduce delay. (The delay is reduced, but at a cost of increased noise and power consumption.) The Din_valid lines constrain the companion valid signal that accompanies DIN. For more information concerning valid signals, see the Hardware Handshaking section.

# Offset in constraints

NET "Din<0>" OFFSET = IN : 20.0 : BEFORE "clk";

NET "Din<1>" OFFSET = IN : 20.0 : BEFORE "clk";

NET "Din<2>" OFFSET = IN : 20.0 : BEFORE "clk";

NET "Din_valid" OFFSET = IN : 20.0 : BEFORE "clk";

NET "Din<0>" FAST;

NET "Din<1>" FAST;

NET "Din<2>" FAST;

NET "Din_valid" FAST;

Checking the Specify IOB Location Constraints option for a Gateway In or Gateway Out block allows port locations to be specified. The locations must be entered as a

Using the System Generator Constraints Files

135

Page 135
Image 135
Xilinx V2.1 manual Using the System Generator Constraints Files 135

V2.1 specifications

Xilinx V2.1 is a notable iteration in the series of versatile and robust Field-Programmable Gate Arrays (FPGAs) developed to cater to a wide range of applications. Launched to provide enhancements in performance and flexibility, V2.1 embodies sophisticated technologies and features that stand out in the electronics industry.

One of the primary features of Xilinx V2.1 is its improved processing power. The architecture has been optimized to support higher clock speeds and increased logic density, allowing for more complex designs to be implemented effectively. This boost in performance is facilitated by utilizing advanced silicon technologies, which significantly reduce power consumption while maximizing efficiency.

Another significant characteristic of Xilinx V2.1 is its enhanced I/O (Input/Output) capabilities. The device supports a variety of industry-standard interfaces, which include PCI Express, SATA, and various serial communication protocols. Such adaptability ensures seamless integration into existing systems, providing engineers with the flexibility to adapt to various application requirements without the need for substantial redesign efforts.

Xilinx V2.1 also features improved scalability, making it a prime choice for applications that demand diverse performance levels. This device supports an array of configurations and can be used in small-scale projects as well as in larger, more demanding environments requiring extensive resources. This scalability is further aided by support for multiple development platforms, enabling rapid prototyping and simplifying the design process.

Security is increasingly becoming a priority in digital design, and Xilinx V2.1 addresses this concern via hardware security features. It includes enhanced encryption protocols and secure boot functionalities, which help protect intellectual property and sensitive data from unauthorized access.

Additionally, the integration of advanced DSP (Digital Signal Processing) blocks allows Xilinx V2.1 to efficiently handle data-intensive tasks such as video processing and real-time signal analysis. These capabilities make it suitable for applications in telecommunications, automotive systems, and industrial automation.

Xilinx V2.1 also benefits from a rich development environment, including robust software tools that facilitate design entry, simulation, and verification. The support for industry-standard programming languages like VHDL and Verilog simplifies the development process, enabling engineers to design complex systems more efficiently.

In summary, Xilinx V2.1 stands out due to its impressive combination of high performance, flexibility, scalability, security, and comprehensive development support. These features make it a valuable asset for engineers and developers looking to innovate across various sectors, from telecommunications and automotive to industrial applications.