Texas Instruments MSP50C614 manual ±15. Class 1b Instruction Description, C1b Mnemonic Description

Models: MSP50C614

1 414
Download 414 pages 24.44 Kb
Page 119
Image 119

 

 

 

 

 

 

Instruction Classification

Table 4±15. Class 1b Instruction Description

 

 

 

 

 

 

 

 

 

C1b

 

Mnemonic

Description

 

 

 

 

 

 

 

0

0

0

0

OR An, {adrs}

Logical OR the contents of the data memory location in {adrs}

 

 

 

 

ORS An, {adrs}

and the selected accumulator.

Result(s) stored in

 

 

 

 

 

accumulator(s). ALU status is modified

 

 

 

 

 

 

0

0

0

1

AND An, {adrs}

Logical AND the contents of the data memory location in {adrs}

 

 

 

 

ANDS An, {adrs}

and the accumulator. Result(s) stored in accumulator(s). ALU

 

 

 

 

 

status is modified

 

 

 

 

 

 

 

0

0

1

0

XOR An, {adrs}

Exclusive OR the contents of the data memory location in

 

 

 

 

XORS An, {adrs}

{adrs} and the accumulator. Result(s) stored in accumulator(s).

 

 

 

 

 

ALU status is modified

 

 

 

 

 

 

 

0

0

1

1

MOVB An, {adrs}8

Load the contents of the data memory location in {adrs}and to

 

 

 

 

MOVBS An, {adrs}8

the lower 8 bits of the accumulator. Zero fill the upper byte in the

 

 

 

 

 

accumulator ALU status is modified.

 

 

 

 

 

 

 

0

1

0

0

MOVB {adrs}8, An

Store the lower 8 bits of accumulator to the data memory

 

 

 

 

MOVBS {adrs}8, An

location in {adrs}. The data byte is automatically routed to either

 

 

 

 

 

the lower byte or upper byte in the 16 bit memory word based on

 

 

 

 

 

the LSB of the address. Transfer status is modified.

 

 

 

 

 

 

 

0

1

0

1

Reserved

N/A

 

 

 

 

 

 

 

0

1

1

0

CMP An, {adrs}

Store the arithmetic status of the contents of {adrs} subtracted

 

 

 

 

CMPS An, {adrs}

from accumulator into the ALU status bits. The accumulator is

 

 

 

 

 

not modified.

 

 

 

 

 

 

 

0

1

1

1

MOV {adrs} , *An

Look up the value stored in program memory addressed by the

 

 

 

 

MOVS {adrs} , *An

accumulator and store in the data memory location in {adrs}.

 

 

 

 

 

Transfer status is modified .

 

 

 

 

 

 

 

1

0

0

0

MULTPL An, {adrs}

Multiply the MR register by the contents of {adrs} and transfer

 

 

 

 

MULTPLS An, {adrs}

the lower 16 bits of the result to the accumulator. Latch the

 

 

 

 

 

upper 16 bits into the PH register. ALU status is modified.

 

 

 

 

 

 

1

0

0

1

MOVSPH An, MR, {adrs}

Load the MR register in signed mode from the data memory

 

 

 

 

MOVSPHS An, MR, {adrs}

location in {adrs}. In parallel, subtract the PH register from the

 

 

 

 

 

accumulator. The string bit will string with the previous ALU

 

 

 

 

 

status (CF, ZF) but it will not load the string counter (executes

 

 

 

 

 

once). ALU status is modified.

 

 

 

 

 

 

 

1

0

1

0

MOVAPH An, MR, {adrs}

Load the MR register in signed mode from the data memory

 

 

 

 

MOVAPHS An, MR, {adrs}

location in {adrs}. In parallel, add

the PH register to the

 

 

 

 

 

accumulator. The string bit will string with the previous ALU

 

 

 

 

 

status (CF, ZF) but it will not load the string counter (executes

 

 

 

 

 

once). ALU status is modified.

 

 

 

 

 

 

 

 

Assembly Language Instructions

4-27

Page 119
Image 119
Texas Instruments MSP50C614 manual ±15. Class 1b Instruction Description, C1b Mnemonic Description

MSP50C614 specifications

The Texas Instruments MSP50C614 is a microcontroller that belongs to the MSP430 family, renowned for its low power consumption and versatile functionality. Primarily designed for embedded applications, this microcontroller is favored in various industries, including consumer electronics, industrial automation, and healthcare devices.

One of the standout features of the MSP50C614 is its ultra-low power technology, which enables it to operate in various power modes. This makes it ideal for battery-powered applications, where energy efficiency is crucial. The MSP430 architecture allows for a flexible power management system, ensuring that energy is conserved while providing robust performance.

The MSP50C614 is equipped with a 16-bit RISC CPU that delivers high performance while maintaining low power usage. With a maximum clock frequency of 16 MHz, it can execute most instructions in a single cycle, resulting in swift operation and responsive performance. This microcontroller also comes with a generous flash memory capacity, allowing developers to store large amounts of code and data conveniently.

In terms of peripherals, the MSP50C614 is highly versatile. It features a range of digital and analog input/output options, including multiple timers, GPIO ports, and various communication interfaces like UART, SPI, and I2C. This extensive set of peripherals allows for seamless integration with other components and simplifies the design of complex systems.

The integrated 12-bit Analog-to-Digital Converter (ADC) stands out as a valuable characteristic of the MSP50C614. This feature enables the microcontroller to convert physical analog signals into digital data, making it particularly useful for sensing applications and real-time monitoring.

Another noteworthy technology employed in the MSP50C614 is its support for low-voltage operations. With a broad supply voltage range, this microcontroller can function efficiently in diverse environments and is suitable for low-power applications, enhancing its practicality.

Moreover, Texas Instruments provides software support in the form of Code Composer Studio and various libraries that make it easier for developers to program and utilize the MSP50C614 effectively.

In summary, the Texas Instruments MSP50C614 microcontroller is a powerful, low-power solution equipped with the features and technologies necessary for efficient operation in a wide array of applications. Its blend of performance, flexibility, and energy efficiency makes it a popular choice among engineers and designers looking to create innovative, sustainable designs in the rapidly evolving tech landscape.