Assembly Language Instructions 191 | Texas Instruments MSP50C614

Instruction Set Encoding

Instructions	16	15	14		13	12	11	10	9	8	7	6	5	4	3	2	1	0

MOVB {adrs}, An	x			dma16 (for direct) or offset16 (long relative) [see section 4.13]

MOVB An, imm8	1	0	1		0	0	0	1	An					imm8

MOVB MR, imm8	1	0	1		0	1	1	1	An					imm8

MOVB Rx, imm8	1	0	1		1	1	0	k4	k3	k2	k7	k6	k5		Rx		k1	k0

MOVBS An, {adrs}	0	1	0		0	1	1	1	An					adrs

	x			dma16 (for direct) or offset16 (long relative) [see section 4.13]

MOVBS {adrs}, An	0	1	0		1	0	0	1	An					adrs

	x			dma16 (for direct) or offset16 (long relative) [see section 4.13]

MOVS An[~], {adrs}	0	0	1		0	A~	1	1	An					adrs

	x			dma16 (for direct) or offset16 (long relative) [see section 4.13]

MOVS {adrs}, An[~]	0	0	1		1	A~	1	1	An					adrs

	x			dma16 (for direct) or offset16 (long relative) [see section 4.13]

MOVS {adrs}, *An	0	1	0		1	1	1	1	An					adrs

	x			dma16 (for direct) or offset16 (long relative) [see section 4.13]

MOVS An[~], pma16	1	1	1		0	0	1	1	An		0	0	1	0	0	1	A~	~A

MOVS PH, An[~]	1	1	1		0	0	1	1	An		1	0	1	0	1	0	A~	0

MOVS SV, An[~]	1	1	1		0	0	1	1	An		1	0	1	0	0	0	A~	0

MOVS An[~], PH	1	1	1		0	0	1	1	An		0	1	1	1	0	0	A~	~A

MOVS An, An~	1	1	1		0	0	1	1	An		0	0	1	1	1	0	A~	~A

MOVS MR, An[~]	1	1	1		0	0	1	1	An		1	0	1	1	0	0	A~	0

MOVS An[~], *An[~]	1	1	1		0	0	1	1	An		0	0	0	1	0	0	A~	~A

MOVT {adrs}, TFn	1	1	0		1	0	1	1	1	flg				adrs

	x			dma16 (for direct) or offset16 (long relative) [see section 4.13]

MOVU MR, An[~] [, next A]	1	1	1		0	0	next A		An		1	0	1	1	1	0	A~	0

MOVU MR, {adrs}	1	1	0		1	1	1	0	0	1				adrs

0dma16 (for direct) or offset16 (long relative) [see section 4.13]

MOVAPH An, MR, {adrs}	0	1	1		0	1	0	0	An				adrs

	x			dma16 (for direct) or offset16 (long relative) [see section 4.13]

MOVAPHS An, MR, {adrs}	0	1	1		0	1	0	1	An				adrs

	x			dma16 (for direct) or offset16 (long relative) [see section 4.13]

MOVSPH An, MR, {adrs}	0	1	1		0	0	1	0	An				adrs

	x			dma16 (for direct) or offset16 (long relative) [see section 4.13]

MOVSPHS An, MR, {adrs}	0	1	1		0	0	1	1	An				adrs

	x			dma16 (for direct) or offset16 (long relative) [see section 4.13]

MUL An[~] [, next A]	1	1	1		0	0	next A		An	1	1	1	1	0	0	A~	0

Assembly Language Instructions

4-191

Image 283

Texas Instruments MSP50C614 manual Assembly Language Instructions 191

MSP50C614 specifications

The Texas Instruments MSP50C614 is a microcontroller that belongs to the MSP430 family, renowned for its low power consumption and versatile functionality. Primarily designed for embedded applications, this microcontroller is favored in various industries, including consumer electronics, industrial automation, and healthcare devices.

One of the standout features of the MSP50C614 is its ultra-low power technology, which enables it to operate in various power modes. This makes it ideal for battery-powered applications, where energy efficiency is crucial. The MSP430 architecture allows for a flexible power management system, ensuring that energy is conserved while providing robust performance.

The MSP50C614 is equipped with a 16-bit RISC CPU that delivers high performance while maintaining low power usage. With a maximum clock frequency of 16 MHz, it can execute most instructions in a single cycle, resulting in swift operation and responsive performance. This microcontroller also comes with a generous flash memory capacity, allowing developers to store large amounts of code and data conveniently.

In terms of peripherals, the MSP50C614 is highly versatile. It features a range of digital and analog input/output options, including multiple timers, GPIO ports, and various communication interfaces like UART, SPI, and I2C. This extensive set of peripherals allows for seamless integration with other components and simplifies the design of complex systems.

The integrated 12-bit Analog-to-Digital Converter (ADC) stands out as a valuable characteristic of the MSP50C614. This feature enables the microcontroller to convert physical analog signals into digital data, making it particularly useful for sensing applications and real-time monitoring.

Another noteworthy technology employed in the MSP50C614 is its support for low-voltage operations. With a broad supply voltage range, this microcontroller can function efficiently in diverse environments and is suitable for low-power applications, enhancing its practicality.

Moreover, Texas Instruments provides software support in the form of Code Composer Studio and various libraries that make it easier for developers to program and utilize the MSP50C614 effectively.

In summary, the Texas Instruments MSP50C614 microcontroller is a powerful, low-power solution equipped with the features and technologies necessary for efficient operation in a wide array of applications. Its blend of performance, flexibility, and energy efficiency makes it a popular choice among engineers and designers looking to create innovative, sustainable designs in the rapidly evolving tech landscape.

Contents

MSP50C614 Mixed-Signal Processor Users Guide Important Notice This document uses the following conventions How to Use This ManualAbout This Manual Notational Conventions This provides three choices *, *+, or *± Csr ±a /user/ti/simuboard/utilitiesNotational Conventions Information About Cautions and Warnings Information About Cautions and WarningsTrademarks This book may contain cautions and warningsPage Contents Contents Assembly Language Instructions Code Development Tools Contentsix Applications ROM Usage With Respect to Various Synthesis AlgorithmsCustomer Information Contentsxi Figures ±13 ±10±11 ±12 Tables ±35 ±32±33 ±34Page Introduction to the MSP50C614 Features of the C614 Features of the C614 Applications ApplicationsIntroduction to the MSP50C614 Development Device MSP50P614 Development Device MSP50P614 Functional Description Functional Description C605 and C604 Preliminary Information C605 and C604 Preliminary Information ±1. Functional Block Diagram for the C614 Resistor Trim Operation Connections Crystal Oscillator Operation Connections ±3. Reset Circuit ±1. Signal and Pad Descriptions for the C614 Terminal Assignments and Signal DescriptionsTerminal Assignments and Signal Descriptions Description Pin # ±2. MSP50C614 100-Pin PJM Plastic Package Pinout Description PD0 PD1 PD2 PD3 PD4 PD5 PD6 ±5 Pin Grid Array Package for the Development Device, P614 VPP VSS VDD DAC M DAC P MSP50C614 Architecture Architecture Overview MSP50C614 Architecture ±1. MSP50C614 Core Processor Block Diagram ALU Computation Unit Computation UnitMultiplier ±1. Signed and Unsigned Integer Representation Computation Unit Arithmetic Logic Unit ±3. Overview of the Multiplier Unit Operation Accumulator Block ±4. Overview of the Arithmetic Logic Unit AP0 . . . AP3 Accumulator BlockAC0 . . . AC31 Accumulator Block Pointers Data Memory Address Unit Data Memory Address Unit ±6. Data Memory Address Unit RAM Configuration Data Memory Addressing Modes Bit Logic Unit Program Counter UnitProgram Counter Unit Memory Map Memory Organization RAM and ROMMemory Organization RAM and ROM Peripheral Communications Ports ±7. C614 Memory Map not drawn to scale ±2. Summary of C614s Peripheral Communications Ports Reset LOW Interrupt Name ROM address Event Source Interrupt Priority Interrupt Vectors ROM Code Security Write only Block Protection Word = the value programmed at FM5… FM0 false = the value programmed at TM5… TM0 trueProtection marker ≡ the binary complement of NTM Macro Call Vectors Interrupt LogicInterrupt Logic IFR Interrupt Logic ±8. Interrupt Initialization Sequence Timer Registers Timer Registers Triggers INT1 on underflow Timer Registers Clock Control Clock ControlOscillator Options PLL Performance Clock Speed Control Register ±9. PLL Performance ClkSpdCtrl register CPU Rtrim Register Read Only Applies to MSP50C614 Device Only RTO Oscillator Trim AdjustmentClkSpdCtrl Value Copied Shaded Execution Timing Execution Timing Reduced Power Modes Reduced Power Modes Reduced Power Modes Reduced Power Modes Light MID Deep ±3. Programmable Bits Needed to Control Reduced Power Modes Component Determined → deeper sleep … relatively less power →By Controls Deeper sleep … Relatively less power → Event Determined Global interrupt enable is SET Peripheral Functions General-Purpose I/O Ports I/OPort a Port B Port C Port D Port E Peripheral Functions Input Port F Dedicated Input Port F Totem-Pole Output Port G Dedicated Output Port G Internal and External Interrupts Branch on D Port Interrupt Vector Source Trigger Event Priority Comment ±1. Interrupts Digital-to-Analog Converter DAC Digital-to-Analog Converter DACPulse-Density Modulation Rate DAC Control and Data Registers Overflow bits Least-significant data value Ignored bits ±1. PDM Clock Divider PDM Clock Divider Digital-to-Analog Converter DAC CPU Pllm Comparator Address For INT7 is enabledTIMER1 starts counting Cleared. Refer to .7, Interrupt Logic, for more details Comparator Interrupt/General Control Register Interrupt/General Control RegisterIntGenCtrl register Interrupt/General Control Register Hardware Initialization States Hardware Initialization States Hardware Initialization States RZF Bit Bit Name Initialized Value DescriptionPage Assembly Language Instructions System Registers Introduction Top of Stack, TOS Assembly Language InstructionsSystem Registers Product Low Register PL Product High Register PHAccumulators AC0±AC31 Indirect Register R0±R7 Accumulator Pointers AP0±AP3Bit Status Register Stat String Register STR Function ±1. Status Register Stat 1 MSP50P614/MSP50C614 Instruction Syntax Instruction Syntax and Addressing Modes Next a ±2. Addressing Mode EncodingAddressing Modes Opcode ±3. Rx Bit Description ±4. Addressing Mode Bits and adrs Field Description ±6. Auto Increment and Auto Decrement Modes ±5. MSP50P614/MSP50C614 Addressing Modes Summary Clocks Words Addressing Operation, ² Syntax Flag addressing mode encoding, flagadrsFlag Repeat Flagadrs Syntax Immediate AddressingExample MOV *0x012F * 2, *A0 Direct AddressingMulr *0x02A1 ±9. Indirect Addressing Syntax Indirect AddressingSyntaxOperation Movb *R7++, A3 Relative AddressingMOV A2, *R0 *R4++ Short Relative A0, *R3+R5 Long Relative MOV A3, *R6+0x10 XOR TF1, *R6+0x20 Flag AddressingTF1, *0x20 Or TF2, *R6+0x02 8 Tag/Flag Bits TF1,*ram1 TF1 bit in Stat is set!? Possible sources of confusion Consider the following code Instruction Classification ±10. Symbols and ExplanationSymbol Explanation Instruction Classification ±11. Instruction Classification ±11. Symbols and ExplanationClass Sub- Description Class Sub Description Class 1 Instructions Memory and Accumulator Reference ±12. Classes and Opcode Definition C1b ±13. Class 1 Instruction Encoding±14. Class 1a Instruction Description C1a ~A~ C1b Mnemonic Description ±15. Class 1b Instruction Description Shltpls a n, adrs Class 2 Instructions Accumulator and Constant Reference ±17. Class 2a Instruction Description ±16. Class 2 Instruction EncodingC2a Mnemonic Description ADD An ~, An ~, imm16 , next a ±18. Class 2b Instruction DescriptionClass 3 Instruction Accumulator Reference C2b Mnemonic Description ±20. Class 3 Instruction Description ±19. Class 3 Instruction EncodingMnemonic Description Zero or be set equal to the sign bit Xsgm dependent MOV SV, An~ , next a ±21. Class 4a Instruction Encoding Class 4 Instructions Address Register and Memory Reference ±25. Class 4d Instruction Description ±22. Class 4a Instruction Description±23. Class 4b Instruction Description ±24. Class 4c Instruction Description ±26. Class 5 Instruction Encoding Class 5 Instructions Memory Reference±27. Class 5 Instruction Description RET² C6a Mnemonic Description Class 6 Instructions Port and Memory Reference±28. Class 6a Instruction Encoding ±29. Class 6a Instruction Description Class 7 Instructions Program Control ±30. Class 6b Instruction DescriptionC6b Mnemonic Description Ccc ±31. Class 7 Instruction Encoding and DescriptionVector8 Jcc ±32. Class 8a Instruction Encoding Class 8 Instructions Logic and Bit C8a Mnemonic Description ±33. Class 8a Instruction Description±34. Class 8b Instruction Description Class 9 Instructions Miscellaneous C9a Mnemonic Description ±35. Class 9a Instruction Encoding±36. Class 9a Instruction Description ±37. Class 9b Instruction Description C9c Mnemonic Description Bit, Byte, Word and String Addressing±38. Class 9c Instruction Description ±39. Class 9d Instruction Description ±3. Data Memory Organization and Addressing MOV A0, *0x0004 Mode Address Used Data Order Rx Post modify ²±40. Data Memory Address and Data Relationship Movb A0, *0x0003 Which uses the absolute word memory address ±4. Data Memory Example Rflag MSP50P614/MSP50C614 Computational Modes MSP50P614/MSP50C614 Computational Modes ±41. MSP50P614/MSP50C614 Computational Modes Computational Setting Resetting Function Mode Instruction SXM Example 4.6.2 Sovm Example 4.6.1 SovmExample 4.6.1 SXM Hardware Loop Instructions Hardware Loop Instructions Syntax Operation Limitations ±42. Hardware Loops in MSP50P614/MSP50C614 Registers register# = value String Instructions±43. Initial Processor State for String Instructions String Instructions Mulapl A0, A0~ Instructions Description Data Transfer Lookup Instructions±44. Lookup Instructions Lookup Instructions MOV An, adrs SUB An MOV An, *An Xk±2 Xk+2 Xk±1 xk+1 32 or Yk = Σm =0..N hm⋅xk-m Input/Output InstructionsSpecial Filter Instructions Input/Output Instructions Special Filter Instructions STR,N±2 STR,0 0x0104 After FIR/COR execution Important note about setting the Stat register Firkcoeffs Coeffarray Coeffarray address FIRK/CORK only Program memory FIRK/CORKCoeffarray Samplebuf address FIR/COR only = 0..N Samplebuf Coeffarray is stored Conditionals Conditionals ≤ port4 ≤ ≤ port6 ≤ Symbol MeaningOperands ≤ dma6 ≤ ≤ dma16 ≤ Flg AdrsnClk Dma n Pma n Offset nPort n ±45. Auto Increment and Decrement ±46. Addressing Mode Bits and adrs Field Description±47. Flag Addressing Syntax and BIts Individual Instruction Descriptions Individual Instruction Descriptions Execution 14.1 ADD Add word See Also Description PC PC + Flags Affected AddbOpcode Clock , clk Words , w Adds Add String Adds A1, A1~, A1 14.4 Bitwise A3, *R4Ð± ANDS, ANDB, OR, ORB, ORS, XOR, XORB, XorsTF2, *0x0020 Clock , clk Word , w Andb Bitwise and ByteSrc byte PC PC + OF, SF, ZF, CF are set accordingly Clock, clk Word, w Ands Bitwise and StringAnds A0, A0~, A0 Ands A0, A0~, *R2 Order to loop N times Begloop Begin LoopSave next instruction address PC + Flags Affected None Opcode Call Unconditional Subroutine Call NOP TOSTOS PC + R7 + True condition Not true condition ±48. Names for cc Syntax Alternate Syntax Description Crnbe CALL, VCALL, RET, Iret0x2010 CTF1 CMPB, CMPS, Jcc, Ccc 14.10 CMP Compare Two WordsStat flags set by src ± src1 operation PC = PC + w CMP R0, R5 CMP R2, 0xfe20 Cmpb R3 Cmpb Compare Two Bytes Cmps A2, A2~ Cmps Compare Two StringsPC PC + w Flags Affected Cmps A1~ Xeven ++ 14.13 COR Correlation Filter Function3n R+2 Xeven = R xeven + R5 Rxeven = Rxeven + R5 Cork Correlation Filter FunctionSample data. During Cork execution, interrupt is queued An, *Rx 3nR+2 BEGLOOP, Inte Endloop End LoopDecrement R4 by n 1 or First address after Begloop Else Argument, it assumes n =1 Dest , mod Extsgn Sign Extend WordAn~ , next a Copy accumulator sign flag SF to all 16 bits of An~ Extsgns Sign Extend String Extsgn 2n R+2 14.18 FIR FIR Filter Function Coefficients in RAM Assembly Language Instructions 101 Be even. During Firk execution, interrupts are queued FirkRPT, FIR, COR, Cork Idle Halt Processor Assembly Language Instructions 103Stop processor clocks INS, OUT, Outs 14.21 Input From Port Into WordA2~, 0x3d IN, OUT, Outs 14.22 INS Input From Port Into String INTE, Iret Intd Interrupt DisableIM is Stat bit Stat to Assembly Language Instructions 107 Inte Interrupt EnableINTD, Iret Return from interrupt. Pop top of stack to program counter Iret Return From InterruptR7 R7 ± See Also RET, CALL, C cc, INTE, Intd Description PC PC + 14.26 Jcc Conditional Jumps 110 If test condition is false, a NOP is executed JIN1 0x2010, R1±± See Also JMP, CALL, C cc ExampleJNZ JE 0x2010, R3++R5 See Also Jcc, CALL, Ccc Example 14.27 JMP Unconditional JumpPost±modify Rx if specified RCF and RZF affected by post±modification of Rx 14.28 MOV Move Data Word From Source to Destination STR, imm8 XSF, XZF are set accordinglyClock, clk Word, w With RPT, clk Class TFn, cc , Rx 116 With some operand types Example 4.14.28.12 MOV *0x0200 * 2, R0 MOVU, MOVT, MOVB, MOVBS, MovsExample 4.14.28.10 MOV MR, A3, ±±A Example 4.14.28.11 MOV A1~, *A1 Example 4.14.28.18 MOV *R6 + 8 * 2, DP Example 4.14.28.13 MOV R1, 0x0200Example 4.14.28.15 MOV *0x0200 * 2, R0 Transfer R5 to R0 Example Execution + PH Movaph Move With Adding PHMOVAPHS, MOVTPH, MOVTPHS, MOVSPH, Movsphs MOVAPH, MOVTPH, MOVTPHS, MOVSPH, Movsphs Movaphs Move With Adding PHExecution An + PH Background. See .8 for more details Copy data memory byte pointed by R2 to accumulator A0 Movb Move Byte From Source to DestinationCopy value of unsigned src byte to dest byte Movb A0, *R2 Movb A0, 0xf2 Movb *R2, A0Movb R2 Movbs *0x0200, A2 Movbs Move Byte String from Source to DestinationTAG bit is set to bit 17 th value Movbs A2, *0x0200 Movs Move String from Source to Destination Movs A1, A1~ Movs A2~Movs A1~, A1 Movsph Assembly Language Instructions 127MOVSPHS, MOVAPH, MOVAPHS, MOVTPH, Movtphs MOVSPH, MOVAPH, MOVAPHS, MOVTPH, Movtphs Second word ± PH MR contents of adrsMovsphs Move String With Subtract From PH Details MOVU, MOV, MOVT, MOVB, MOVBS, Movs MovtPC PC + w Flags Affected None Opcode Available Copy the value pointed by R3 to MR Movu Move Data UnsignedTAG bit is set accordingly UM is set to MOV, MOVB, MOVT, MOVBS, Movs Assembly Language Instructions 131 MULR, MULAPL, MULSPL, MULSPLS, MULTPL, MULTPLS, Mulapl 14.38 MUL Multiply RoundedMR * src PC PC + w Flags Affected Accumulator pointer if specified MUL, MULR, MULAPL, MULSPL, MULSPLS, MULTPL, Multpls Length nS+2, where nS is the value in STR registerMuls Multiply String With No Data Transfer PH,PL MR * src string MULAPLS, MULSPL, MULSPLS, MULTPL, Multpls Mulapl Multiply and Accumulate ResultPH ,PL MR * src Background. See .8 for more detail MR * src Mulapls Multiply String and Accumulate ResultMULAPL, MULSPL, MULSPLS, MULTPL, Multpls Syntax Description Mulspl adrs Mulspl Multiply and Subtract PL From AccumulatorOccuring in the background. See .8 for more details MULSPLS, MULTPL, MULTPLS, MULAPL, Mulapls Syntax Description Mulspls adrs Mulspls Multiply String and Subtract PL From AccumulatorFrom dest string MULSPL, MULTPL, MULTPLS, MULAPL, Mulapls Multpl Multiply and Transfer PL to Accumulator MULTPL, MULAPL, MULAPLS, MULSPL, Mulspls MultplsExecution PH, PL MR * src PC PC + Flags Affected Stored in An string Example 4.14.46.1 Negac A3~, A3, ±±A Negac Twos Complement Negation of AccumulatorAccumulator NEGACS, SUB, SUBB, SUBS, ADD, ADDB, ADDS, NOTAC, Notacs NEGAC, SUB, SUBB, SUBS, ADD, ADDB, ADDS, NOTAC, Notacs Assembly Language Instructions 141Negacs Twos Complement Negation of Accumulator String Dest accumulator string Execution PC PC + 14.48 NOP No OperationRPT Example 4.14.49.1 Notac A3~, A3, ±±A Notac Ones Complement Negation of AccumulatorNOTACS, AND, ANDB, ANDS, OR, ORB, ORS, XOR, XORB, Xors NEGAC, Negacs A3~ Notacs Ones Complement Negation of Accumulator StringAccumulator string Negacs TFn bits in Stat register are set accordingly 14.51 or Bitwise Logical orAccumulator pointers are allowed with some operand types Or A0, *R0++R5 ORB, ORS, AND, ANDS, XOR, XORS, NOTAC, NotacsOr TF1, *R6+0x22 OR, ORS, AND, ANDS, XOR, XORS, NOTAC, Notacs 14.52 ORB Bitwise or ByteOr src Accumulator is affected ORS A0, A0~, A0 14.53 ORS Bitwise or StringPC + w Flags Affected OR, ORB, AND, ANDS, XOR, XORS, NOTAC, Notacs Address is multipled by 4 to get the actual port address 14.54 OUTOUTS, IN, INS Port6 , An ~ Outs Output String to PortPort6 specified in the instruction OUT, IN, INS CALL, i.e., RET followed by a RET should not be allowed Assembly Language Instructions 15114.56 RET Return From Subroutine CALL, Ccc PC TOS Sflag , Stag , Rtag Rflag Reset Memory FlagExample 4.14.57.2 Rflag *R6 + STAT.FM Reset Fractional Mode SyntaxResets the fractional mode. Clears FM bit of Stat 14.58 RFM Stat .OM Rovm Reset Overflow ModeSaturation output normal mode Resets the overflow mode to zero After execution completes 14.60 RPT Repeat Next InstructionLoad src to repeat counter Load imm8 to repeat counter Rtag *R6+0x0003 Rtag Reset TagStag , Rflag , Sflag Rtag *R6+0x0002 SXM 14.62 RXM Reset Extended Sign ModeAssembly Language Instructions 157 STAT.XM Sflag Set Memory Flag Address flagadrs only accesses the 17 th bitRflag , Stag , Rtag Set fractional mode. Set FM bit of Stat to 14.64 SFM Set Fractional ModeMode for signed fractional arithmetic Assembly Language Instructions 159 Shls 14.65 SHL Shift LeftPH , PL Accumulator. Use Shlac for this purpose Example 4.14.66.2 Shlac A1~, A1, ±±A Shlac Shift Left AccumulatorIts offset. LSB of result is set to zero Shift accumulator A1 by one bit to the left Accumulators in the string Shlacs Shift Left Accumulator String Individually Example 4.14.68.3 Shlapl A1, A1, ++A Shlapl Shift Left with AccumulateExample 4.14.68.1 Shlapl A0, *R4++R5 Shlapl A2, *R1++ Shift data memory string left, add PL to a n Shlapls Shift Left String With AccumulateShift a n ~ string left, addb PL to a n ~ An~ Assembly Language Instructions 165Shls Shift Left Accumulator String to Product Execution PH, PL Example 4.14.71.3 Shlspl A1, A1, ++A Shlspl Shift Left With Subtract PLExample 4.14.71.1 Shlspl A0, *R4++R5 Shlspl A2, *R1++ Syntax Description Shlspls An, adrs Shlspls Shift Left String With Subtract PLBit to the next accumulator Shlspl , Shltpl , SHLTPLS, SHLAPL, Shlapls Example 4.14.73.3 Shltpl A1, A1, ++A Shltpl Shift Left and Transfer PL to AccumulatorExample 4.14.73.1 Shltpl A0, *R4++R5 Shltpl A2, *R1++ SHLTPL, SHLAPL, SHLAPLS, SHLSPL, Shlspls Shltpls Shift Left String and Transfer PL to AccumulatorExecution PH, PL src SV Receives the same data as PH Example 4.14.75.2 Shrac A1~, A1, ++A Shrac Shift Accumulator RightRegister Shift right one bit the accumulator A1 Shltpls Assembly Language Instructions 171Shracs Shift Accumulator String Right SHRAC, SHL, SHLS, SHLAPL, SHLAPLS, SHLSPL, SHLSPLS, Shltpl STAT.OM Set Overflow Mode SyntaxOutput DSP mode Sovm RTAG, RFLAG, Sflag StagStag *0x401 An ~ , An ~ , imm16 , next a 14.79 SUB SubtractDest, src , src1 , next a An ~ , An , adrs , next a SUB R3, R5 Example 4.14.79.2 SUB A0, A0, 2, ++ASUB A1, A1~, A1 SUB A3~, A3, *R4Ð Syntax Description Subb a n, imm8 Subb Subtract ByteSubtract 0x45 from accumulator A2 byte Subtract 0xF2 from register R3 byte Subs Subtract Accumulataor String Assembly Language Instructions 177 Subs A2, A2~, A2 Subs A2, A2, A2~Subs A3~, A3~, PH RXM 14.82 SXM Set Extended Sign ModeSets extended sign mode status register Stat bit 0 to Assembly Language Instructions 179 See Also RET, IRET, CALL, C cc Example Vcall Vectored CallPush PC + 0x7F00 R7 R7 + Flags Affected TAG bit is set accordingly Src is flagadrs 14.84 XOR Logical XORXOR src For two operands XOR src For three operands Example 4.14.84.1 XOR A1, A1, 0x13FF XORB, XORS, AND, ANDS, OR, ORS, ORB, NOTAC, NotacsExample 4.14.84.2 XOR A0, A0, 2, ++A Xorb Logical XOR Byte Assembly Language Instructions 183XOR, XORS, AND, ANDS, OR, ORS, ORB, NOTAC, Notacs Xors A2, A2~, A2 Xors Logical XOR StringDest string XOR, XORB, AND, ANDS, OR, ORS, ORB, NOTAC, Notacs Zacs Reset the content of accumulator A0 to zeroAssembly Language Instructions 185 14.87 ZAC Zero Accumulator Zero the specified accumulator string Reset the content of offset accumulator string A1~ to zeroZacs Zero Accumulator String PC PC + Flags Affected ZF = Instruction Set Encoding Assembly Language Instructions 187Instruction Set Encoding 188 Assembly Language Instructions 189 190 Assembly Language Instructions 191 192 Assembly Language Instructions 193 194 True condition Not true condition Assembly Language Instructions 195 Instruction Set Summary Rx, R5 Pma16 , Rmod Assembly Language Instructions 197An~, An~ , next a An~, imm16 , next a An ~, imm16 , next a Adrs, a n~ , next a ±46~, adrs , next a ±46 Adrs , *An ±46 Adrs, TOS Assembly Language Instructions 199Adrs, SV Adrs, APn ~ , a n~ MR, adrs~ , next a ~, a n~ , next a An~, An~, An An~, An~ , next a NR+3 Assembly Language Instructions 201TFn, flagadrs NR+3 TFn, cc , Rx An~, An~, pma16 ~, a n~, PH ~, a n~~, a n, a n~ , next a ~, a n, a n~ Conditional on ZF=0 and SF=1 Not condition ZF≠0 or SF≠1 Conditional on RCF=1 Not condition RCF=0Conditional on RZF=0 and RCF=1 Not condition RZF≠0 or RCF≠1 Conditional on RZF=1 Not condition RZF=0 Instruction Set Summay 204Assembly Language Instructions MC = Pllm value+1 ⋅ 131.07 kHz 206Assembly Language Instructions Summay Instruction Set Summay 208Assembly Language Instructions Code Development Tools Introduction MSP50C6xx Software Development Tool MSP50C6xx Software Development ToolCode Development Tools Requirements RequirementsPC Requirements Development Requirements Hardware Installation Hardware Installation Software Installation Software Installation ±5. Setup Window ±6. Exit Setup Dialog ±8. Choose Destination Location Dialog ±9. Select Program Folder Dialog ±10. Copying Files ±11.Setup Complete Dialog Open Screen Software EmulatorSoftware Emulator ±13. Project Menu Projects ±15. File Menu Options ±16. MSP50P614/MSP50C614 Code Development Windows Description of Windows ±17. RAM Window ±18. CPU Window ±19. Program Window ±20. Hardware Breakpoint Dialog ±21. Inspect Dialog Debugging a Program ±23. I/O Ports Window ±24. Debug Menu Software Emulator ±25. Eprom Programming Dialog ±26. Trace Mode ±27. Init Menu Option Initializing Chip Emulator Options ±28. Options Menu Emulator Online Help System ±30. Windows Menu Options ±31. Context Sensitive Help System Known Differences, Incompatibilities, Restrictions Assembler DLL AssemblerAssembler Examples Assembler Directives~ indicates bitwise complement #IFDEF #ELSE see #IF and #IFDEF #ENDIF Example #IFDEF symbol#IFNDEF symbol #ELSE Assembler Linker Linker Ierr=LINKMAIN sourcefile,exefile C± ± Compiler± ± Compiler Foreword External References Variable TypesType Name Mnemonic Range Size in Bytes Example With Arguments Defines a replacement string for a given string4 C± ± Directives Without Arguments Must be present to terminate a #ifdef or #ifndef directive See #if directive Include Files String Functions Function Prototypes and DeclarationsInitializations RAM Usage ±1. String Functions An example of the use of xferconst is Constant Functions Signed comparison of a and b. a is in A0, b is in A0~ Implementation DetailsComparisons This section is C± ± specific Unsigned comparison of a and b. a is in A0, b is in A0~ Assembly Vector Low Address High Address DivisionFunction Calls Stack frame has the following structure On RET Programming ExampleCmmfunc bidonint i1,char *i2 is valid, but On Call Ifteststringm2,0,lgm2,LTSN Programming Example, C ±± With Assembly Routines ±±±±±±±±±±±±±±± Addb R7,2 To C function return in cmmreturn ±±±±±±±±±±±±±± OldR5 Return Addr Param R7,R5 Stack data Param ±±±±±±±±±±±±±± To ASM function return External Provided Data Iprtc Implementation Details Nop ret Dummy interrupt routines Implementation Details Implementation Details Reported Bugs With Code Development Tool Beware of Stack CorruptionBeware of Stack Corruption Page Applications Application Circuits Application Circuits MSP50P614 only 100 kΩ MSP50C614/MSP50P614 Initialization Codes MSP50C614/MSP50P614 Initialization Codes File init.asm Begloop ~,TIM2REFOSC + TIM2IMR Texas Instruments C614 Synthesis Code Texas Instruments C614 Synthesis CodeOverview Getting Started Directory Structure Running the Program Spkram.irx ROM File Description Modifying Files and Projects RAM UsageAdding Another Module Understanding the RAM Map Creating a New Project Memory OverlayThese files may be edited for special purpose code These files should never be edited ROM Usage With Respect to Various Synthesis Algorithms ROM Usage With Respect to Various Synthesis Algorithms Customer Information Die Bond-Out Coordinates Mechanical InformationMechanical Information Customer Information Package Information ±1 -Pin PJM Mechanical Information ±2 -Pin Grid Array Package for the Development Device, P614 ±3 Pin Grid Array PGA Package Leads, P614 Customer Information Fields in the ROM Customer Information Fields in the ROM Device Production Sequence Speech Development CycleSpeech Development Cycle Nprf Device Production Sequence 614 Ordering InformationNew Product Release Forms Ordering Information New Product Release Forms Authorization to Generate MASKS, PROTOTYPES, and Risk UnitsPage MSP50C605 Preliminary Data Introduction Features Architecture Architecture FeaturesPort Name IO Location MSP50C614 MSP50C605 Port Description Function Name Address 3 I/O Pins1 RAM 2 ROM Figure A±1. MSP50C605 Architecture Peripheral Ports Program MemoryData Memory Data ROM Plastic Package Description Pin# Page MSP50C604 Preliminary Data Introduction Features Architecture Packaging Introduction MSP50C604 Preliminary Data Figure B±1. MSP50C604 Block Diagram Host Write Sequence Slave Mode OperationHost Read Sequence Data Memory Program MemoryPeripheral Ports Interrupts Packaging Packaging Plastic Package Packaging Topic MSP50C605 Data Sheet MSP50C605 Data Sheet