Instruction Classification

between the accumulator and the MR, SV, or PH register. As with all accumula- tor referenced instructions, string operations are possible as well as premodi- fication of one of 4 indirectly referenced accumulator pointer registers (AP).

Table 4±19. Class 3 Instruction Encoding

Bit

16

15

14

13

12

11

10

9

 

8

7

6

 

5

4

3

2

1

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Class 3

1

1

1

0

0

next A

 

An

 

 

C3

 

 

0

A~

~A

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Table 4±20. Class 3 Instruction Description

 

 

C3

 

 

Mnemonic

Description

 

 

 

 

 

 

 

0

0

0

0

0

NEGAC An[~], An[~] [, next A]

Store the 2's complement of the source accumulator

 

 

 

 

 

NEGACS An[~], An[~]

(A~=0 or 1) to the destination accumulator (~A=0 or 1).

 

 

 

 

 

 

ALU status is modified.

 

 

 

 

 

 

 

0

0

0

0

1

NOTAC An[~], An[~] [, next A]

Place the 1's complement of the source accumulator

 

 

 

 

 

NOTACS An[~], An[~]

(A~=0 or 1) into the destination accumulator (~A=0 or 1).

 

 

 

 

 

 

ALU status is modified.

 

 

 

 

 

 

 

0

0

0

1

0

MOV An[~], *An[~] [, next A]

Look up a value in program memory addressed by

 

 

 

 

 

MOVS An[~], *An[~]

accumulator (A~=0 or 1). Place the lookup value into the

 

 

 

 

 

 

accumulator (~A=0 or 1). The lookup address is

 

 

 

 

 

 

post±incremented in the DP register. ALU status is

 

 

 

 

 

 

modified based on the lookup value.

 

 

 

 

 

 

 

0

0

0

1

1

ZAC An[~] [, next A]

Zero accumulator (~A=0 or 1). ALU status is modified.

 

 

 

 

 

ZACS An[~]

 

 

 

 

 

 

 

 

0

0

1

0

0

SUB An[~], An, An~ [, next A]

Subtract offset accumulator from accumulator (A~=0) or

 

 

 

 

 

SUB An[~], An~, An [, next A]

subtract accumulator from offset accumulator (A~=1).

 

 

 

 

 

SUBS An[~], An, An~

Store the result in accumulator (~A=0 or 1). ALU status is

 

 

 

 

 

SUBS An[~], An~, An

modified.

 

 

 

 

 

 

 

0

0

1

0

1

ADD An[~], An~, An [, next A]

Add accumulator to offset accumulator and store result to

 

 

 

 

 

ADDS An[~], An~, An

accumulator (~A=0 or 1). ALU status is modified.

 

 

 

 

 

 

 

0

0

1

1

0

SHLAC An[~], An[~] [, next A]

Shift accumulator left 1 bit and store the result into

 

 

 

 

 

SHLACS An[~], An[~]

accumulator(~A=0) or offset accumulator (~A=1). The

 

 

 

 

 

 

LSB is set to zero and the MSB is stored in a carryout

 

 

 

 

 

 

status bit. ALU status is modified.

 

 

 

 

 

 

 

0

0

1

1

1

MOV An, An~ [, next A]

Copy accumulator (A~=0 or 1) to accumulator (~A=0 or 1).

 

 

 

 

 

MOVS An, An~

ALU status is modified.

 

 

 

 

 

 

 

²These instructions have a special 1 word string operations when string mode is selected. The instructions ignore the string count, executing only once but maintain the carry and comparison to zero operation of the previous arithmetic operation as if the sequence of the previous string instruction and this instruction execution was a part of a larger string operation.

Assembly Language Instructions

4-31

Page 123
Image 123
Texas Instruments MSP50C614 ±19. Class 3 Instruction Encoding, ±20. Class 3 Instruction Description, Mnemonic Description

MSP50C614 specifications

The Texas Instruments MSP50C614 is a microcontroller that belongs to the MSP430 family, renowned for its low power consumption and versatile functionality. Primarily designed for embedded applications, this microcontroller is favored in various industries, including consumer electronics, industrial automation, and healthcare devices.

One of the standout features of the MSP50C614 is its ultra-low power technology, which enables it to operate in various power modes. This makes it ideal for battery-powered applications, where energy efficiency is crucial. The MSP430 architecture allows for a flexible power management system, ensuring that energy is conserved while providing robust performance.

The MSP50C614 is equipped with a 16-bit RISC CPU that delivers high performance while maintaining low power usage. With a maximum clock frequency of 16 MHz, it can execute most instructions in a single cycle, resulting in swift operation and responsive performance. This microcontroller also comes with a generous flash memory capacity, allowing developers to store large amounts of code and data conveniently.

In terms of peripherals, the MSP50C614 is highly versatile. It features a range of digital and analog input/output options, including multiple timers, GPIO ports, and various communication interfaces like UART, SPI, and I2C. This extensive set of peripherals allows for seamless integration with other components and simplifies the design of complex systems.

The integrated 12-bit Analog-to-Digital Converter (ADC) stands out as a valuable characteristic of the MSP50C614. This feature enables the microcontroller to convert physical analog signals into digital data, making it particularly useful for sensing applications and real-time monitoring.

Another noteworthy technology employed in the MSP50C614 is its support for low-voltage operations. With a broad supply voltage range, this microcontroller can function efficiently in diverse environments and is suitable for low-power applications, enhancing its practicality.

Moreover, Texas Instruments provides software support in the form of Code Composer Studio and various libraries that make it easier for developers to program and utilize the MSP50C614 effectively.

In summary, the Texas Instruments MSP50C614 microcontroller is a powerful, low-power solution equipped with the features and technologies necessary for efficient operation in a wide array of applications. Its blend of performance, flexibility, and energy efficiency makes it a popular choice among engineers and designers looking to create innovative, sustainable designs in the rapidly evolving tech landscape.