Texas Instruments ±42. Hardware Loops in MSP50P614/MSP50C614, Syntax Operation Limitations

Models: MSP50C614

1 414
Download 414 pages 24.44 Kb
Page 146
Image 146

Hardware Loop Instructions

the execution of a string instruction, interrupts are queued. Queued interrupts are serviced according to their priority after the string operation is complete.

In addition to repeat and string instructions, the combination of repeated string instructions has a very useful function. Since there is only one counter to control the hardware repeat count, it is not possible to nest repeats and strings. When a repeat instruction is followed by a string instruction the string register count is replaced by the value in the preceding repeat instruction. This offers greater utility in some programs and avoids load and store operations on the string register.

Loop instructions: This is a software loop with an explicit reference to R4. The beginning of the loop is marked with the BEGLOOP instruction which pushes the next sequential address to a temporary register. A second instruction, ENDLOOP, marks the end of the loop. When executed, ENDLOOP loads the temporary register to the program counter if R4 is positive and then post decrements R4. If R4 is negative, the program counter executes a NOP instruction and exits the loop. Since interrupts are queued during the execution of the loop, no provision for saving the contents of the temporary register is made. Interrupts, if enabled before the execution of BEGLOOP, will automatically be re-enabled after exiting the loop. Enabling interrupts inside the loop have no effect. Queued interrupts are processed according to their priority after the loop exits provided the corresponding interrupt is enabled. The loop overhead is 1 instruction cycle per loop cycle, ideal for repeating high priority repeated blocks in DSP routines.

Table 4±42. Hardware Loops in MSP50P614/MSP50C614

Syntax

Operation

Limitations

 

 

 

RPT imm8 {adrs}8

{repeatable instruction} is executed nR+2 times, where nR is

0 nR255

{repeatable instruction}

the value in repeat counter. If the instruction following RPT is a

 

 

string instructions, then string length used will be nR, not the

 

 

value in the STR register. All interrupts are queued during loop

 

 

execution. Queued interrupts are processed according to

 

 

priority after the completion of the RPT loop.

 

{STR= nS}

String length for the {string instruction} is nS+2. All interrupts

{string instruction}

are queued during loop execution. Queued interrupts are

 

processed according to priority after the completion of the

 

{string instruction}. The maximum accumulator string length is

 

32, i.e., 0 nS 29.

0 nS 255 NOTE: 0 nS 29

for accumulator strings.

{R4= NLOOP}

The number of times the {...body of loop...} is executed is 0 NLOOP 32767

BEGLOOP

NLOOP+2. All interrupts are queued during loop execution.

{...body of loop...}

Queued interrupts are processed according to priority after the

ENDLOOP

completion of the BEGLOOP/ENDLOOP block.

 

 

4-54

Page 146
Image 146
Texas Instruments manual ±42. Hardware Loops in MSP50P614/MSP50C614, Syntax Operation Limitations

MSP50C614 specifications

The Texas Instruments MSP50C614 is a microcontroller that belongs to the MSP430 family, renowned for its low power consumption and versatile functionality. Primarily designed for embedded applications, this microcontroller is favored in various industries, including consumer electronics, industrial automation, and healthcare devices.

One of the standout features of the MSP50C614 is its ultra-low power technology, which enables it to operate in various power modes. This makes it ideal for battery-powered applications, where energy efficiency is crucial. The MSP430 architecture allows for a flexible power management system, ensuring that energy is conserved while providing robust performance.

The MSP50C614 is equipped with a 16-bit RISC CPU that delivers high performance while maintaining low power usage. With a maximum clock frequency of 16 MHz, it can execute most instructions in a single cycle, resulting in swift operation and responsive performance. This microcontroller also comes with a generous flash memory capacity, allowing developers to store large amounts of code and data conveniently.

In terms of peripherals, the MSP50C614 is highly versatile. It features a range of digital and analog input/output options, including multiple timers, GPIO ports, and various communication interfaces like UART, SPI, and I2C. This extensive set of peripherals allows for seamless integration with other components and simplifies the design of complex systems.

The integrated 12-bit Analog-to-Digital Converter (ADC) stands out as a valuable characteristic of the MSP50C614. This feature enables the microcontroller to convert physical analog signals into digital data, making it particularly useful for sensing applications and real-time monitoring.

Another noteworthy technology employed in the MSP50C614 is its support for low-voltage operations. With a broad supply voltage range, this microcontroller can function efficiently in diverse environments and is suitable for low-power applications, enhancing its practicality.

Moreover, Texas Instruments provides software support in the form of Code Composer Studio and various libraries that make it easier for developers to program and utilize the MSP50C614 effectively.

In summary, the Texas Instruments MSP50C614 microcontroller is a powerful, low-power solution equipped with the features and technologies necessary for efficient operation in a wide array of applications. Its blend of performance, flexibility, and energy efficiency makes it a popular choice among engineers and designers looking to create innovative, sustainable designs in the rapidly evolving tech landscape.