Individual Instruction Descriptions

4.14.72 SHLSPLS

 

 

 

Shift Left String With Subtract PL

 

 

 

 

 

 

 

 

 

 

 

 

Syntax

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

[label]

 

name

 

dest, src

 

 

 

 

 

 

Clock, clk

Word, w

 

 

With RPT, clk

 

Class

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SHLSPLS

An, {adrs}

 

 

 

 

 

 

 

 

Table 4±46

 

 

 

 

Table 4±46

 

 

1b

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SHLSPLS

An[~], An[~]

 

 

 

 

 

 

 

nS+3

 

 

1

 

 

 

 

 

nR+3

 

 

 

 

3

Execution

 

PH, PL ⇐

src << SV

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

dest ⇐ dest ± PL

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

PC ⇐ PC + 1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Flags Affected

 

OF, SF, ZF, CF are set accordingly

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

src is {adrs}:

 

 

 

TAG bit is set accordingly

 

 

 

 

 

 

 

 

 

 

 

 

Opcode

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Instructions

 

 

16

15

 

14

 

13

 

12

 

11

 

10

9

 

8

 

7

 

6

 

5

 

4

 

3

 

2

 

1

 

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SHLSPLS An, {adrs}

 

 

0

1

 

1

 

1

 

0

 

1

 

1

 

An

 

 

 

 

 

 

 

 

adrs

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

x

 

 

 

 

dma16 (for direct) or offset16 (long relative) [see section 4.13]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SHLSPLS An[~], An[~]

 

1

1

 

1

 

0

 

0

 

1

 

1

 

An

 

1

 

1

 

1

 

0

 

0

 

0

 

A~

 

~A

Description

 

Shift accumulator string or data memory string pointed by {adrs} to left nSV bits

 

 

 

 

(as specified by the SV register). This result is zero-filled on the right and either

 

 

 

 

zero-filled or sign-extended on the left (based on the setting of the extended

 

 

 

 

sign mode (XM) bit in the status register). The upper 16 bits are latched into

 

 

 

 

the PH register. The lower 16 bits of the result PL are subtracted from the

 

 

 

 

destination accumulator (or its offset). This instruction propagates the shifted

 

 

 

 

bit to the next accumulator.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Syntax

 

 

 

 

Description

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SHLSPLS An, {adrs}

 

 

 

Shift RAM string left, subtract PL from An

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SHLSPLS An[~], An[~]

 

 

 

Shift An[~] string left, subtract PL from An[~]

 

 

 

 

 

 

 

 

 

 

 

 

See Also

 

SHLSPL , SHLTPL , SHLTPLS, SHLAPL, SHLAPLS

 

 

 

 

 

 

 

 

 

 

Example 4.14.72.1 SHLSPLS A0, *R4++R5

Shift the string pointed by the byte address stored in R4 by nSV bits to the left, subtract the shifted value (PL) from the value in the accumulator string in A0, and store the result in accumulator string A0. Add R5 to R4 and store result in R4. After execution of the instruction, PH is copied to the next to the last accumulator of the string.

Example 4.14.72.2

SHLSPLS A2, *R1++

Shift the string pointed by the byte address stored in R1 by nSV bits to the left, subtract the shifted value (PL) from the value in the accumulator string in A2, and store the result in accumulator string A2. Increment R1 (by 2). After execution of the instruction, PH is copied to the next to the last accumulator of the string.

Example 4.14.72.3

SHLSPLS A1, A1

Shift the accumulator string A1 by nSV bits to the left, subtract the lower 16-bits of shifted value (PL) from A1, and store the result in A1. After execution PH contains the upper 16 bits of the 32 bit shift.

Assembly Language Instructions

4-167

Page 258 Page 260
Page 259
Image 259
Texas Instruments MSP50C614 Shlspls Shift Left String With Subtract PL, Bit to the next accumulator, Shlspls An~, An~
Page 258 Page 260

MSP50C614 specifications

The Texas Instruments MSP50C614 is a microcontroller that belongs to the MSP430 family, renowned for its low power consumption and versatile functionality. Primarily designed for embedded applications, this microcontroller is favored in various industries, including consumer electronics, industrial automation, and healthcare devices.

One of the standout features of the MSP50C614 is its ultra-low power technology, which enables it to operate in various power modes. This makes it ideal for battery-powered applications, where energy efficiency is crucial. The MSP430 architecture allows for a flexible power management system, ensuring that energy is conserved while providing robust performance.

The MSP50C614 is equipped with a 16-bit RISC CPU that delivers high performance while maintaining low power usage. With a maximum clock frequency of 16 MHz, it can execute most instructions in a single cycle, resulting in swift operation and responsive performance. This microcontroller also comes with a generous flash memory capacity, allowing developers to store large amounts of code and data conveniently.

In terms of peripherals, the MSP50C614 is highly versatile. It features a range of digital and analog input/output options, including multiple timers, GPIO ports, and various communication interfaces like UART, SPI, and I2C. This extensive set of peripherals allows for seamless integration with other components and simplifies the design of complex systems.

The integrated 12-bit Analog-to-Digital Converter (ADC) stands out as a valuable characteristic of the MSP50C614. This feature enables the microcontroller to convert physical analog signals into digital data, making it particularly useful for sensing applications and real-time monitoring.

Another noteworthy technology employed in the MSP50C614 is its support for low-voltage operations. With a broad supply voltage range, this microcontroller can function efficiently in diverse environments and is suitable for low-power applications, enhancing its practicality.

Moreover, Texas Instruments provides software support in the form of Code Composer Studio and various libraries that make it easier for developers to program and utilize the MSP50C614 effectively.

In summary, the Texas Instruments MSP50C614 microcontroller is a powerful, low-power solution equipped with the features and technologies necessary for efficient operation in a wide array of applications. Its blend of performance, flexibility, and energy efficiency makes it a popular choice among engineers and designers looking to create innovative, sustainable designs in the rapidly evolving tech landscape.
Top Page Image Contents