R

-- DISCONTINUED PRODUCT --

Appendix A: Using the Client-Side FIFO

Interfaces

Transmit FIFO

Table A-1describes the transmit FIFO client interface. For more information on the MAC client interface, see “Transmitting Outbound Frames,” on page 47.

Table A-1:Transmit FIFO Client Interface

Signal

Direction

Clock

Description

Domain

 

 

 

 

 

 

 

tx_clk

Input

N/A

Transmit clock used by MAC.

 

 

 

 

tx_reset

Input

tx_clk

Synchronous reset.

 

 

 

 

tx_enable

Input

tx_clk

Clock enable for tx_clk. Tie to logic 1

 

 

 

when using GEMAC.

 

 

 

 

tx_data[7:0]

Output

tx_clk

Data presented t o MAC for

 

 

 

transmission.

 

 

 

 

tx_data_valid

Output

tx_clk

Valid signal for data.

 

 

 

 

tx_ack

Input

tx_clk

Ack signal from MAC.

 

 

 

 

tx_underrun

Output

tx_clk

Underrun signal to MAC.

 

 

 

 

tx_collision

Input

tx_clk

Collision indication from MAC. Tie

 

 

 

to logic 0 when using GEMAC.

 

 

 

 

tx_retransmit

Input

tx_clk

Retransmit request from MAC. Tie to

 

 

 

logic 0 when using GEMAC.

 

 

 

 

Table A-2describes the transmit FIFO LocalLink interface. For more information on the LocalLink interface see “Overview of LocalLink Interface,” on page 130.

Table A-2:Transmit FIFO LocalLink Interface

Signal

Direction

Clock

Description

Domain

 

 

 

 

 

 

 

tx_ll_clock

Input

N/A

Write clock for LocalLink interface

 

 

 

 

tx_ll_reset

Input

tx_ll_clock

Synchronous reset

 

 

 

 

tx_ll_data_in[7:0]

Input

tx_ll_clock

Write data to be sent to transmitter

 

 

 

 

tx_ll_sof_in_n

Input

tx_ll_clock

Start of frame indicator

 

 

 

 

tx_ll_eof_in_n

Input

tx_ll_clock

End of frame indicator

 

 

 

 

tx_ll_src_rdy_in_n

Input

tx_ll_clock

Source ready indicator

 

 

 

 

tx_ll_dst_rdy_out_n

Output

tx_ll_clock

Destination ready indicator

 

 

 

 

tx_fifo_status[3:0]

Output

tx_ll_clock

FIFO memory status

 

 

 

 

tx_overflow

Output

tx_ll_clock

Overflow signal indicates when a

 

 

 

frame has been dropped in the FIFO

 

 

 

 

128

www.xilinx.com

1-Gigabit Ethernet MAC v8.5 User Guide

 

 

UG144 April 24, 2009

Page 128
Image 128
Xilinx UG144 manual Interfaces, Transmit Fifo, Appendix a Using the Client-Side Fifo

UG144 specifications

The Xilinx UG144, a comprehensive user guide for the versatile Zynq-7000 SoC (System on Chip) architecture, serves as an essential resource for developers and engineers designing embedded systems. Emphasizing the blend of programmable logic and processing power, this guide highlights the array of features and technologies that make the Zynq-7000 series particularly attractive for a wide range of applications.

One of the standout characteristics of the Zynq-7000 is its dual-core ARM Cortex-A9 processor, which delivers substantial performance for complex processing tasks. This soft processor enables high-speed computation, making it ideal for applications in fields such as automotive, industrial automation, and telecommunications. The guide emphasizes the ability to run multiple operating systems, including Linux and real-time operating systems, providing developers with versatile options for application design.

Additionally, the Xilinx UG144 outlines the extensive programmable logic resources integrated within the Zynq-7000 device. This FPGA fabric allows for customization and parallel processing capabilities, allowing designers to create powerful hardware accelerators tailored to specific application needs. The guide details how these programmable logic resources can easily interface with the ARM processors through a high-bandwidth AXI interface, promoting efficient data flow between the hardware and software components.

Key features highlighted in the UG144 include advanced connectivity options, including PCIe, USB, and Serial interfaces, which facilitate communication with other devices and systems. Furthermore, the guide provides insights into the supported design tools, such as the Xilinx Vivado Design Suite, which aids in both hardware and software co-design. This integrated environment significantly reduces development time while providing an efficient workflow for prototyping and testing.

In terms of performance optimizations, the guide discusses support for digital signal processing (DSP) capabilities, making the Zynq-7000 suitable for high-performance applications such as video processing and data analytics. The built-in DSP slices allow for efficient execution of complex mathematical functions, which is crucial for real-time data processing tasks.

Overall, the Xilinx UG144 guide encapsulates the versatility, performance, and flexibility of the Zynq-7000 SoC architecture. With its combination of ARM processing and programmable logic, along with robust connectivity options and development tools, it empowers engineers to create innovative solutions across a spectrum of industries, solidifying Xilinx's position as a leader in the field of embedded system design.