-- DISCONTINUED PRODUCT --

Using the Optional Management Interface

R

The Address Filter can be programmed to respond to four separate additional addresses stored in an address table in the Address Filter. Table 8-10and Table 8-11describe how the contents of the address table are set.

Table 8-10:Address Table Configuration Word 0

Bits

Default

Description

Value

 

 

 

 

 

31–0

All 0s

MAC Address[31:0].

 

 

The address is ordered so the first byte received is the

 

 

lowest positioned byte in the register; for example, a MAC

 

 

address of AA-BB-CC-DD-EE-FF would be stored in

 

 

Address[47:0] as 0xFFEEDDCCBBAA.

 

 

 

Table 8-11:Address Table Configuration Word 1

 

 

 

Bits

Default

Description

Value

 

 

 

 

 

15–0

All 0s

MAC Address[47:32].

 

 

 

17–16

All 0s

The location in the address table that the MAC address is

 

 

to be written to or read from. There are up to 4 entries in

 

 

the table (Location 0 to 3).

 

 

 

22–18

N/A

Reserved

 

 

 

23

0

Read not write This bit is set to ‘1’ to read from the address

 

 

table. If it is set to ‘1,’ the contents of the table entry that is

 

 

being accessed by the bits 17-16 will be output on the

 

 

hostrddata bus in consecutive cycles (least significant

 

 

word first). If it is set to ‘0,’ the data on bits 15-0 is written

 

 

into the table at the address specified by bits 17-16.

 

 

 

31–24

N/A

Reserved

 

 

 

The contents of the Address Filter mode register are described in Table 8-12.

Table 8-12:Address Filter Mode

Bits

Default

Description

Value

 

 

 

 

 

30–0

N/A

Reserved

 

 

 

31

0

Promiscuous Mode If this bit is set to ‘1,’ the Address Filter

 

 

operates in promiscuous mode. All frames are passed to

 

 

the receiver client, regardless of the destination address.

 

 

 

Writing and Reading to and from the Configuration Registers

Writing to the configuration registers through the management interface is shown in Figure 8-1. When accessing the configuration registers (when host_addr[9] = ‘1’ and host_miim_sel = ‘0’), the upper bit of host_opcode functions as an active low write enable signal. The lower host_opcode bit is a don’t care bit.

1-Gigabit Ethernet MAC v8.5 User Guide

www.xilinx.com

83

UG144 April 24, 2009

Page 83
Image 83
Xilinx UG144 manual Writing and Reading to and from the Configuration Registers, Address Table Configuration Word

UG144 specifications

The Xilinx UG144, a comprehensive user guide for the versatile Zynq-7000 SoC (System on Chip) architecture, serves as an essential resource for developers and engineers designing embedded systems. Emphasizing the blend of programmable logic and processing power, this guide highlights the array of features and technologies that make the Zynq-7000 series particularly attractive for a wide range of applications.

One of the standout characteristics of the Zynq-7000 is its dual-core ARM Cortex-A9 processor, which delivers substantial performance for complex processing tasks. This soft processor enables high-speed computation, making it ideal for applications in fields such as automotive, industrial automation, and telecommunications. The guide emphasizes the ability to run multiple operating systems, including Linux and real-time operating systems, providing developers with versatile options for application design.

Additionally, the Xilinx UG144 outlines the extensive programmable logic resources integrated within the Zynq-7000 device. This FPGA fabric allows for customization and parallel processing capabilities, allowing designers to create powerful hardware accelerators tailored to specific application needs. The guide details how these programmable logic resources can easily interface with the ARM processors through a high-bandwidth AXI interface, promoting efficient data flow between the hardware and software components.

Key features highlighted in the UG144 include advanced connectivity options, including PCIe, USB, and Serial interfaces, which facilitate communication with other devices and systems. Furthermore, the guide provides insights into the supported design tools, such as the Xilinx Vivado Design Suite, which aids in both hardware and software co-design. This integrated environment significantly reduces development time while providing an efficient workflow for prototyping and testing.

In terms of performance optimizations, the guide discusses support for digital signal processing (DSP) capabilities, making the Zynq-7000 suitable for high-performance applications such as video processing and data analytics. The built-in DSP slices allow for efficient execution of complex mathematical functions, which is crucial for real-time data processing tasks.

Overall, the Xilinx UG144 guide encapsulates the versatility, performance, and flexibility of the Zynq-7000 SoC architecture. With its combination of ARM processing and programmable logic, along with robust connectivity options and development tools, it empowers engineers to create innovative solutions across a spectrum of industries, solidifying Xilinx's position as a leader in the field of embedded system design.