-- DISCONTINUED PRODUCT --

Output Generation

Table 3-1:XCO File Values and Default Values

R

Parameter

XCO File Values

Default GUI Setting

 

 

 

component_name

ASCII text starting with a letter and

gig_eth_mac_v8_5

 

based upon the following character

 

 

set: a..z, 0..9 and _

 

 

 

 

physical_interface

One of the following keywords: gmii,

gmii

 

rgmii

 

 

 

 

management_interface

One of the following keywords: true,

true

 

false

 

 

 

 

address_filter

One of the following keywords: true,

true

 

false

 

 

 

 

no_of_address_table_

Integer in the range 0 - 4

4

entries

 

 

 

 

 

Output Generation

The output files generated from the CORE Generator tool are placed in the CORE

Generator project directory. The list of output files includes the following items.

Netlist file for the core

Supporting CORE Generator files

Release notes and documentation

Subdirectories containing an HDL example design

Scripts to run the core through the back-end tools and to simulate the core using either Mentor Graphics ModelSim, Cadence IUS or Synopsys VCS simulators.

See the 1-Gigabit Ethernet MAC Getting Started Guide for more information about the CORE Generator output files and for details on the HDL example design.

1-Gigabit Ethernet MAC v8.5 User Guide

www.xilinx.com

33

UG144 April 24, 2009

Page 33
Image 33
Xilinx UG144 manual Output Generation

UG144 specifications

The Xilinx UG144, a comprehensive user guide for the versatile Zynq-7000 SoC (System on Chip) architecture, serves as an essential resource for developers and engineers designing embedded systems. Emphasizing the blend of programmable logic and processing power, this guide highlights the array of features and technologies that make the Zynq-7000 series particularly attractive for a wide range of applications.

One of the standout characteristics of the Zynq-7000 is its dual-core ARM Cortex-A9 processor, which delivers substantial performance for complex processing tasks. This soft processor enables high-speed computation, making it ideal for applications in fields such as automotive, industrial automation, and telecommunications. The guide emphasizes the ability to run multiple operating systems, including Linux and real-time operating systems, providing developers with versatile options for application design.

Additionally, the Xilinx UG144 outlines the extensive programmable logic resources integrated within the Zynq-7000 device. This FPGA fabric allows for customization and parallel processing capabilities, allowing designers to create powerful hardware accelerators tailored to specific application needs. The guide details how these programmable logic resources can easily interface with the ARM processors through a high-bandwidth AXI interface, promoting efficient data flow between the hardware and software components.

Key features highlighted in the UG144 include advanced connectivity options, including PCIe, USB, and Serial interfaces, which facilitate communication with other devices and systems. Furthermore, the guide provides insights into the supported design tools, such as the Xilinx Vivado Design Suite, which aids in both hardware and software co-design. This integrated environment significantly reduces development time while providing an efficient workflow for prototyping and testing.

In terms of performance optimizations, the guide discusses support for digital signal processing (DSP) capabilities, making the Zynq-7000 suitable for high-performance applications such as video processing and data analytics. The built-in DSP slices allow for efficient execution of complex mathematical functions, which is crucial for real-time data processing tasks.

Overall, the Xilinx UG144 guide encapsulates the versatility, performance, and flexibility of the Zynq-7000 SoC architecture. With its combination of ARM processing and programmable logic, along with robust connectivity options and development tools, it empowers engineers to create innovative solutions across a spectrum of industries, solidifying Xilinx's position as a leader in the field of embedded system design.