Virtex-5 LXT and SXT Devices, Gtp | Xilinx UG144 specification

-- DISCONTINUED PRODUCT --

Ethernet 1000Base-X PCS/PMA or SGMII Core

Virtex-5 LXT and SXT Devices

Figure 11-3illustrates the connections and clock management logic required to interface the GEMAC core to the Ethernet 1000BASE-X PCS/PMA or SGMII core (when used in 1000BASE-X mode with PMA using the device-specific RocketIO transceiver).

					brefclkp	IBUFGDS
					IPAD
					IPAD	clkin
				BUFG	brefclkn	(125MHz)
				BUFG
	userclk2	component_name_block
	userclk2	(Block Level from example design)
	(125 MHz)	(Block Level from example design)
	(125 MHz)
1-Gigabit Ethernet		Ethernet 1000BASE-X			Virtex-5
MAC		PCS/PMA or SGMII			Virtex-5
MAC		PCS/PMA or SGMII			GTP
LogiCORE		LogiCORE			GTP
LogiCORE		LogiCORE			RocketIO
					RocketIO
gtx_clk					TXOUTCLK0
gmii_rx_clk					CLKIN
					CLKIN
					TXUSRCLK0
gmii_txd[7:0]		gmii_txd[7:0]			TXUSRCLK20
gmii_tx_en		gmii_tx_en	userclk		RXUSRCLK0
			userclk
gmii_tx_er		gmii_tx_er	userclk2		RXUSRCLK20
gmii_rxd[7:0]		gmii_rxd[7:0]
gmii_rx_dv		gmii_rx_dv
gmii_rx_er		gmii_rx_er
				RocketIO I/F
mdc		mdc
mdio_in		mdio_in
mdio_out		mdio_out
mdio_tri	no	mdio_tri
	connection

Figure 11-3:1-Gigabit Ethernet MAC Extended to Include 1000BASE-X PCS and PMA

using a RocketIO transceiver

Figure 11-3illustrates the following:

•Direct internal connections are made between the GMII interfaces between the two cores.

•If the GEMAC has been generated with the optional Management Interface, the MDIO port can be connected to that of the Ethernet 1000BASE-X PCS/PMA or SGMII core to access its embedded configuration and status registers. See “Using the Optional Management Interface.”

1-Gigabit Ethernet MAC v8.5 User Guide

www.xilinx.com

117

UG144 April 24, 2009

UG144 specifications

The Xilinx UG144, a comprehensive user guide for the versatile Zynq-7000 SoC (System on Chip) architecture, serves as an essential resource for developers and engineers designing embedded systems. Emphasizing the blend of programmable logic and processing power, this guide highlights the array of features and technologies that make the Zynq-7000 series particularly attractive for a wide range of applications.

One of the standout characteristics of the Zynq-7000 is its dual-core ARM Cortex-A9 processor, which delivers substantial performance for complex processing tasks. This soft processor enables high-speed computation, making it ideal for applications in fields such as automotive, industrial automation, and telecommunications. The guide emphasizes the ability to run multiple operating systems, including Linux and real-time operating systems, providing developers with versatile options for application design.

Additionally, the Xilinx UG144 outlines the extensive programmable logic resources integrated within the Zynq-7000 device. This FPGA fabric allows for customization and parallel processing capabilities, allowing designers to create powerful hardware accelerators tailored to specific application needs. The guide details how these programmable logic resources can easily interface with the ARM processors through a high-bandwidth AXI interface, promoting efficient data flow between the hardware and software components.

Key features highlighted in the UG144 include advanced connectivity options, including PCIe, USB, and Serial interfaces, which facilitate communication with other devices and systems. Furthermore, the guide provides insights into the supported design tools, such as the Xilinx Vivado Design Suite, which aids in both hardware and software co-design. This integrated environment significantly reduces development time while providing an efficient workflow for prototyping and testing.

In terms of performance optimizations, the guide discusses support for digital signal processing (DSP) capabilities, making the Zynq-7000 suitable for high-performance applications such as video processing and data analytics. The built-in DSP slices allow for efficient execution of complex mathematical functions, which is crucial for real-time data processing tasks.

Overall, the Xilinx UG144 guide encapsulates the versatility, performance, and flexibility of the Zynq-7000 SoC architecture. With its combination of ARM processing and programmable logic, along with robust connectivity options and development tools, it empowers engineers to create innovative solutions across a spectrum of industries, solidifying Xilinx's position as a leader in the field of embedded system design.

Xilinx UG144 manual Virtex-5 LXT and SXT Devices, Gtp

Models: UG144

-- DISCONTINUED PRODUCT --

Ethernet 1000Base-X PCS/PMA or SGMII Core

Virtex-5 LXT and SXT Devices

Figure 11-3illustrates the connections and clock management logic required to interface the GEMAC core to the Ethernet 1000BASE-X PCS/PMA or SGMII core (when used in 1000BASE-X mode with PMA using the device-specific RocketIO transceiver).

MAC

GTP

LogiCORE

RocketIO

Figure 11-3:1-Gigabit Ethernet MAC Extended to Include 1000BASE-X PCS and PMA

using a RocketIO transceiver

Figure 11-3illustrates the following:

•Direct internal connections are made between the GMII interfaces between the two cores.

•If the GEMAC has been generated with the optional Management Interface, the MDIO port can be connected to that of the Ethernet 1000BASE-X PCS/PMA or SGMII core to access its embedded configuration and status registers. See “Using the Optional Management Interface.”

UG144 specifications