Ccondition addr

(Condition call)

If (CCC),

 

((SP) -1)~ (PCH) ((SP) - 2) ~ (PCl)

(SP) ~ (SP) - 2

(PC) ~ (byte 3) (byte 2)

If the specified condition is true, the actions specified in the CAll instruction (see above) are performed; otherwise, control continues sequentially.

1 ' 1 I C I C I c I 1 I o I 0

low-order addr high-order addr

Cycles: 3/5

States: 11/17

Addressing: immediate/reg. indirect

Flags: none

RET (Return)

(PCl) ~ ((SP)); (PCH) ~ ((SP) + 1); (SP) ~ (SP) + 2;

The content of the memory location whose address is specified in register SP is moved to the low-order eight bits of register PC. The content of the memory location whose address is one more than the content of register SP is moved to the high-order eight bits of register PC. The content of register SP is incremented by 2.

1 I I 0 I 0

Cycles: 3

States: 10

Addressing: reg. indirect

Flags: none

Rcondition (Conditional return) If (CCC),

(PCl) ~ ((SP)) (PCH) ~ ((SP) + 1)

(SP) ~ (SP) + 2

If the specified condition is true, the actions specified in the RET instruction (see above) are performed; otherwise, control continues sequentially.

1 I I c c I c I 0 I 0 I 0

Cycles: 1/3

States: 5/11

Addressing: reg. indirect

Flags: none

RST n

(Restart)

((SP) - 1) ~ (PCH)

((SP) - 2) ~ (PCl)

(SP) ~ (SP) - 2 (PC) ~ 8* (NNN)

The high-order eight bits of the next instruction ad- dress are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction ad- dress are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two. Control is transferred to the instruction whose ad- dress is eight times the content of NNN.

1 I

N

N I

N I 1 I

 

 

Cycles:

3

 

 

States:

11

 

Addressing:

reg. indirect

 

 

Flags:

none

Program Counter After Restart

PCHL

(Jump Hand l indirect - move Hand L to PC)

(PCH)

~ (H)

(PCl)

~ (l)

The content of register H is moved to the high-order eight bits of register PC. The content of register l is moved to the low-order eight bits of register PC.

1 I 1 I

o

'

o ,. 0 I 1

 

 

Cycles: 1

States: 5

Addressing: register

Flags: none

4-12

Page 55 Page 57
Page 56
Image 56
Intel 8080 manual I c c I c I 0 I 0 I, Ccondition addr, Sp ~ Sp +
Page 55 Page 57

8080 specifications

The Intel 8085 and 8080 microprocessors were groundbreaking innovations in the world of computing, paving the way for future microprocessor development and personal computing.

The Intel 8080, introduced in 1974, was an 8-bit microprocessor that played a fundamental role in the early days of personal computing. With a 16-bit address bus, it had the capability to address 64 KB of memory. Running at clock speeds of 2 MHz, the 8080 was notable for its instruction set, which included 78 instructions and 246 opcodes. It supported a range of addressing modes including direct, indirect, and register addressing. The 8080 was compatible with a variety of peripherals and played a crucial role in the development of many early computers.

The microprocessor's architecture was based on a simple and efficient design, making it accessible for hobbyists and engineers alike. It included an 8-bit accumulator, which allowed for data manipulation and storage during processing. Additionally, the 8080 featured registers like the program counter and stack pointer, which facilitated program flow control and data management. Its ability to handle interrupts also made it suitable for multitasking applications.

The Intel 8085, introduced in 1976, was an enhancement of the 8080 microprocessor. It maintained a similar architecture but included several key improvements. Notably, the 8085 had a built-in clock oscillator, simplifying system design by eliminating the need for external clock circuitry. It also featured a 5-bit control signal for status line management, which allowed for more flexible interfacing with peripheral devices. The 8085 was capable of running at speeds of up to 3 MHz and had an extended instruction set with 74 instructions.

One of the standout features of the 8085 was its support for 5 extra instructions for stack manipulation and I/O operations, which optimized the programming process. Additionally, it supported serial communication, making it suitable for interfacing with external devices. Its 16-bit address bus retained the 64 KB memory addressing capability of its predecessor.

Both the 8080 and 8085 microprocessors laid the groundwork for more advanced microprocessors in the years that followed. They demonstrated the potential of integrated circuits in computing and influenced the design and architecture of subsequent Intel microprocessors. Their legacy endures in the way they revolutionized computing, making technology accessible to a broader audience, and their influence is still felt in the design and architecture of modern microprocessors today.
Top Page Image Contents