CPU CSR Register Bit Field Description, Pcc | Motorola TMS320C6711D

SPRS292A − OCTOBER 2005 − REVISED NOVEMBER 2005

CPU CSR register description (continued)

			Table 18. CPU CSR Register Bit Field Description

	BIT #	NAME					DESCRIPTION

	31:24	CPU ID	CPU ID + REV ID. Read only.
	31:24	CPU ID	Identifies which CPU is used and defines the silicon revision of the CPU.

	23:16	REVISION ID	CPU ID + REVISION ID (31:16) are combined for a value of 0x0203


			Control power-down modes. The values are always read as zero.
			000000			=	no power-down (default)
	15:10	PWRD	001001			=	PD1, wake-up by an enabled interrupt
	15:10	PWRD	010001			=	PD1, wake-up by an enabled or not enabled interrupt
			010001			=	PD1, wake-up by an enabled or not enabled interrupt
			011010			=	PD2, wake-up by a device reset
			011100			=	PD3, wake-up by a device reset
			Others			=	Reserved

			Saturate bit.
			Set when any unit performs a saturate. This bit can be cleared only by the MVC instruction and can
	9	SAT	be set only by a functional unit. The set by the a functional unit has priority over a clear (by the MVC
			instruction) if they occur on the same cycle. The saturate bit is set one full cycle (one delay slot) after
			a saturate occurs. This bit will not be modified by a conditional instruction whose condition is false.

			Endian bit. This bit is read-only.
	8	EN	Depicts the device endian mode.
	8	EN	0	=	Big Endian mode.
			0	=	Big Endian mode.
			1	=	Little Endian mode [default].

			Program Cache control mode.
	7:5	PCC	L1D, Level 1 Program Cache
	7:5	PCC	000/010			=	Cache Enabled / Cache accessed and updated on reads.
			000/010			=	Cache Enabled / Cache accessed and updated on reads.
			All other PCC values reserved.

			Data Cache control mode.
	4:2	DCC	L1D, Level 1 Data Cache
	4:2	DCC	000/010			=	Cache Enabled / 2-Way Cache
			000/010			=	Cache Enabled / 2-Way Cache
			All other DCC values reserved

			Previous GIE (global interrupt enable); saves the Global Interrupt Enable (GIE) when an interrupt is
			taken. Allows for proper nesting of interrupts.
	1	PGIE
			0	=	Previous GIE value is 0. (default)
			1	=	Previous GIE value is 1.

			Global interrupt enable bit.
			Enables (1) or disables (0) all interrupts except the reset interrupt and NMI (nonmaskable interrupt).
	0	GIE
			0	=	Disables all interrupts (except the reset interrupt and NMI) [default]
			1	=	Enables all interrupts (except the reset interrupt and NMI)

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443

41

Image 41

Motorola TMS320C6711D warranty CPU CSR Register Bit Field Description, Cpu Id, Pcc

Contents

SPRS292A − October 2005 − Revised November Table of Contents Multichannel Buffered Serial Port Timing Revision HistoryPages ADDITIONS/CHANGES/DELETIONS Bottom View GDP and ZDP BGA packages bottom viewGDP and ZDP 272-PIN Ball Grid Array BGA PACKAGES† Description Characteristics of the C6711D Processor Device characteristicsHardware Features Internal Clock C6711D Device compatibility Digital Signal Processor Functional block and CPU DSP core diagram CPU DSP core description DA1 ST1DA2 ST2 Memory Block Description Block Size Bytes HEX Address Range Memory map summaryTMS320C6711D Memory Map Summary Emif Registers Peripheral register descriptionsL2 Cache Registers HEX Address Range Acronym Register Name Device Registers Interrupt Selector RegistersEdma Parameter RAM† HEX Address Range Acronym Register Name Comments Quick DMA Qdma and Pseudo Registers† Edma Registers HPI Registers PLL Controller RegistersGpio Registers HEX Address Range Acronym Register Name Comments Timer Timer 0 and Timer 1 RegistersMcBSP0 and McBSP1 Registers McBSP0 McBSP1 Signal groups description CE2 CE3CE1 CE0 GP7EXTINT7 GP6EXTINT6 GP5EXTINT5 GP4EXTINT4 GpioCLKOUT2/GP2 General-Purpose Input/Output Gpio Port Device configurations at device reset Device Configurations CLKMODE0 Configuration GDP/ZDP Functional Description PINBOOTMODE‡ BIT # Name Description Devcfg register descriptionEksrc Terminal Functions IPD Description Name GDP IPU‡ ZDP PIN SignalTerminal Functions IPD Description Name GDP IPU‡ ZDP Jtag Emulation Resets and Interrupts Used for transfer of data, address, and control IPD Description Name GDP IPU‡ ZDP HOST-PORT Interface HPILittle Endian HD12 Emif − ASYNCHRONOUS/SYNCHRONOUS Memory Control ¶ Only one asserted during any external data accessDecoded from the two lowest bits of the internal address EA9 EA8 EA7 EA6 EA5 EA4 EA3 EA2 IPD Description Name GDP IPU‡ ZDP Emif − Address ¶ Multichannel Buffered Serial Port 1 McBSP1 IPD Description Name GDP IPU‡ ZDP Emif − Data ¶ GENERAL-PURPOSE INPUT/OUTPUT Gpio Module Multichannel Buffered Serial Port 0 McBSP0 RSV IPD RSVRSV IPU Dvdd Name GDP ZDP Supply Voltage PinsCvdd Supply voltage See Note Ground Pins Description Name GDP ZDP Supply Voltage PinsVSS GND VSS PIN Signal TYPE† Description Name GDP ZDP Ground Pins VSS GND Description Name GDP ZDP Ground Pins Hardware Development Tools Development supportSoftware Development Tools Fully qualified production device Device supportDevice and development-support tool nomenclature Prefix Device Family Temperature Range Default 0 C to 90 CDevice Speed Range Technology Documentation support Revision ID CPU CSR register descriptionPwrd PCC DCC Pgie GIE PCC CPU CSR Register Bit Field DescriptionCPU ID L2MODE Cache configuration Ccfg register descriptionCcfg Register Bit Field Description Interrupt sources and interrupt selector DSP Interrupt Default Selector Module ControlDSP Interrupts Interrupt Selector Event Edma Selector Edma module and Edma selectorEdma Channels ESEL3 Register 0x01A0 FF0C ESEL1 Register 0x01A0 FF04 PLL and PLL controller Clkout Signals, Default Settings, and Control PLL Lock and Reset TimesEnabled or Disabled MIN TYP MAX Unit GDPA−167, ZDPA-167 Clock SignalPLL Clock Frequency Ranges†‡ PLL Control/Status Register Pllcsr Pllcsr Register 0x01B7 C100 PLL Multiplier Control Register Pllm Pllm Register 0x01B7 C110 DxEN OD1EN OSCDIV1 Register 0x01B7 C124Oscillator Divider 1 Register OSCDIV1 DIR General-purpose input/output GpioGP7 GP6 GP5 GP4 GP2 Power-down mode logic PD3 PD2 PD1 Pwrd Field of the CSR Register Characteristics of the Power-Down Modes Power-supply sequencingSystem-level design considerations Mode Power-supply design considerations Power-supply decouplingDvdd DSP Cvdd VSS GND Ieee 1149.1 Jtag compatibility statement Example Boards and Maximum Emif Speed Emif device speed ED3124 BE3 ED2316 BE2 ED158 BE1 ED70 BE0 Emif big endian mode correctnessEmif Data Lines Pins Where Data Present Reset Bootmode IOH Recommended operating conditions‡MIN NOM MAX Unit IOZ Parameter Test Conditions MIN TYP MAX Unit Parameter Measurement Information Signal transition levelsTester Pin Electronics Output Under Test = 0.3 tcmax† VIL max VUS max Ground AC transient rise/fall time specifications Timing parameters and board routing analysis Output from DSP Control Signals † Output from DSPBoard-Level Timings Example see Figure Input and Output Clocks PLL Mode Bypass Mode UnitTiming requirements for Clkin †‡§ See Figure Clkin CLKOUT3 GDPA-167Parameter GDPA-167 ZDPA−167 Timing requirements for ECLKIN† see Figure−200 −250 Timing requirements for asynchronous memory cycles†‡§ Asynchronous Memory TimingSee −Figure Are CEx BE30 EA212 Address ED310 Read Data Setup = Strobe = Not ReadyAOE/SDRAS/SSOE † AWE/SDWE/SSWE † Ardy AOE/SDRAS/SSOE † ARE/SDCAS/SSADS † AWE/SDWE/SSWE † Ardy Setup = Strobe = Not Ready Hold =CEx BE30 EA212 Timing requirements for synchronous-burst Sram cycles† SYNCHRONOUS-BURST Memory Timing BE1 BE2 BE3 BE4 CEx BE30EA212 ED310 ARE/SDCAS/SSADS† AOE/SDRAS/SSOE† AWE/SDWE/SSWE† Timing requirements for synchronous Dram cycles† see Figure Synchronous Dram Timing AOE/SDRAS/SSOE † ARE/SDCAS/SSADS† AWE/SDWE/SSWE† Read EclkoutEA2113 Bank EA112 Column EA12 ED310 EA2113 Write EclkoutEA12 ED310 AOE/SDRAS/SSOE † ARE/SDCAS/SSADS † AWE/SDWE/SSWE † CEx BE30 EA2113 Bank Activate EA112 Row Address EA12 ED310 Actv EclkoutAOE/SDRAS/SSOE† ARE/SDCAS/SSADS† AWE/SDWE/SSWE† Dcab Eclkout CEx BE30 EA2113 Bank EA112 EA12 ED310 Deac EclkoutRefr Eclkout CEx BE30 EA212 EA12 ED310 CEx BE30 EA212 MRS value ED310 MRS Eclkout Hold Holda HOLD/HOLDA TimingTiming requirements for See Figure HOLD/HOLDA cycles† Eclkout Busreq Busreq Timing CLKMODE0 = Reset TimingTiming requirements for reset†‡ see Figure Emif Z Group† Emif Low Group† Group 2† Boot and Device PhaseClkin Eclkin Reset EXTINT, NMI External Interrupt TimingTiming requirements for external interrupts† see Figure GDPA−167 HOST-PORT Interface TimingHstrobe Hstrobe Hrdy HCS Hrdy HR/W Hhwil Hstrobe † HCS HasHas † HR/W Hhwil Hstrobe ‡ HCS HD150 input 1st half-word 2nd half-word HD150 input 1st halfword 2nd halfwordHrdy −1 ¶ Multichannel Buffered Serial Port Timing FSR int Clks ClkrBitn-1 Clkx Clks Timing requirements for FSR when Gsync = 1 see FigureFSR external CLKR/X no need to resync CLKR/X needs resync Master Slave MIN MAX Bit Bitn-1 MASTER§ Slave MINClkx FSX MASTER§ Slave MIN MAX GDPA-167 McBSP Timing as SPI Master or Slave Clkstp = 10b, Clkxp = McBSP Timing as SPI Master or Slave Clkstp = 11b, Clkxp = TINPx TOUTx Timer TimingTiming requirements for timer inputs† GPIx GPOx GENERAL-PURPOSE INPUT/OUTPUT Gpio Port TimingTiming requirements for Gpio inputs†‡ Jtag TEST-PORT Timing DTCKL-TDOV Delay time, TCK low to TDO validTiming requirements for Jtag test port see Figure TCK TDO TDI/TMS/TRST Thermal resistance characteristics S-PBGA package for GDP Package thermal resistance characteristicsThermal resistance characteristics S-PBGA package for ZDP Mechanical Data Packaging Information Orderable Device Status Package Pins Package Eco PlanMSL Peak Temp Qty Seating Plane 4204396/A 04/02 GDP S-PBGA-N272 Seating Plane 4204398/A 04/02 ZDP S-PBGA-N272 Important Notice