CEx BE30, BE1 BE2 BE3 BE4, EA212 ED310

SPRS292A − OCTOBER 2005 − REVISED NOVEMBER 2005

SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)

ECLKOUT
	1					1
CEx
	2				3
BE[3:0]	BE1	BE2	BE3	BE4
	4			5
				5
EA[21:2]			EA
			6	7
				7
ED[31:0]			Q1	Q2	Q3	Q4
	8	8

ARE/SDCAS/SSADS†

AOE/SDRAS/SSOE†

AWE/SDWE/SSWE†

†ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

Figure 29. SBSRAM Read Timing

ECLKOUT
CEx	1			1
CEx
	2			3
BE[3:0]	BE1	BE2	BE3	BE4
	4		5
	4
EA[21:2]			EA
	10			11
ED[31:0]	Q1	Q2	Q3	Q4
ARE/SDCAS/SSADS†	8	8
ARE/SDCAS/SSADS†
AOE/SDRAS/SSOE†
	12			12
AWE/SDWE/SSWE†

†ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

Figure 30. SBSRAM Write Timing

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443

Page 75

Image 75

Motorola TMS320C6711D warranty CEx BE30, BE1 BE2 BE3 BE4, EA212 ED310, Are/Sdcas/Ssads† Aoe/Sdras/Ssoe† Awe/Sdwe/Sswe†

Contents

SPRS292A − October 2005 − Revised November Table of Contents Revision History Pages ADDITIONS/CHANGES/DELETIONSMultichannel Buffered Serial Port Timing GDP and ZDP BGA packages bottom view GDP and ZDP 272-PIN Ball Grid Array BGA PACKAGES†Bottom View Description C6711D Device characteristicsCharacteristics of the C6711D Processor Hardware Features Internal Clock Device compatibility Digital Signal Processor Functional block and CPU DSP core diagram CPU DSP core description ST2 ST1DA1 DA2 Memory map summary TMS320C6711D Memory Map SummaryMemory Block Description Block Size Bytes HEX Address Range HEX Address Range Acronym Register Name Peripheral register descriptionsEmif Registers L2 Cache Registers HEX Address Range Acronym Register Name Comments Interrupt Selector RegistersDevice Registers Edma Parameter RAM† Quick DMA Qdma and Pseudo Registers† Edma Registers PLL Controller Registers Gpio RegistersHPI Registers McBSP0 McBSP1 Timer 0 and Timer 1 RegistersHEX Address Range Acronym Register Name Comments Timer McBSP0 and McBSP1 Registers Signal groups description CE0 CE3CE2 CE1 General-Purpose Input/Output Gpio Port GpioGP7EXTINT7 GP6EXTINT6 GP5EXTINT5 GP4EXTINT4 CLKOUT2/GP2 Device configurations at device reset Device Configurations Configuration GDP/ZDP Functional Description PIN BOOTMODE‡CLKMODE0 Devcfg register description EksrcBIT # Name Description Terminal Functions PIN Signal Terminal FunctionsIPD Description Name GDP IPU‡ ZDP IPD Description Name GDP IPU‡ ZDP Jtag Emulation Resets and Interrupts HD12 IPD Description Name GDP IPU‡ ZDP HOST-PORT Interface HPIUsed for transfer of data, address, and control Little Endian Only one asserted during any external data access Decoded from the two lowest bits of the internal addressEmif − ASYNCHRONOUS/SYNCHRONOUS Memory Control ¶ EA9 EA8 EA7 EA6 EA5 EA4 EA3 EA2 IPD Description Name GDP IPU‡ ZDP Emif − Address ¶ Multichannel Buffered Serial Port 1 McBSP1 IPD Description Name GDP IPU‡ ZDP Emif − Data ¶ GENERAL-PURPOSE INPUT/OUTPUT Gpio Module Multichannel Buffered Serial Port 0 McBSP0 RSV RSV IPURSV IPD Supply voltage See Note Name GDP ZDP Supply Voltage PinsDvdd Cvdd GND Description Name GDP ZDP Supply Voltage PinsGround Pins VSS VSS PIN Signal TYPE† Description Name GDP ZDP Ground Pins VSS GND Description Name GDP ZDP Ground Pins Development support Software Development ToolsHardware Development Tools Device support Device and development-support tool nomenclatureFully qualified production device Technology Device Family Temperature Range Default 0 C to 90 CPrefix Device Speed Range Documentation support PCC DCC Pgie GIE CPU CSR register descriptionRevision ID Pwrd CPU CSR Register Bit Field Description CPU IDPCC Cache configuration Ccfg register description Ccfg Register Bit Field DescriptionL2MODE Event DSP Interrupt Default Selector Module ControlInterrupt sources and interrupt selector DSP Interrupts Interrupt Selector Edma module and Edma selector Edma ChannelsEdma Selector ESEL3 Register 0x01A0 FF0C ESEL1 Register 0x01A0 FF04 PLL and PLL controller MIN TYP MAX Unit PLL Lock and Reset TimesClkout Signals, Default Settings, and Control Enabled or Disabled Clock Signal PLL Clock Frequency Ranges†‡GDPA−167, ZDPA-167 PLL Control/Status Register Pllcsr Pllcsr Register 0x01B7 C100 PLL Multiplier Control Register Pllm Pllm Register 0x01B7 C110 DxEN OSCDIV1 Register 0x01B7 C124 Oscillator Divider 1 Register OSCDIV1OD1EN General-purpose input/output Gpio GP7 GP6 GP5 GP4 GP2DIR Power-down mode logic PD3 PD2 PD1 Pwrd Field of the CSR Register Mode Power-supply sequencingCharacteristics of the Power-Down Modes System-level design considerations DSP Cvdd VSS GND Power-supply decouplingPower-supply design considerations Dvdd Ieee 1149.1 Jtag compatibility statement Example Boards and Maximum Emif Speed Emif device speed Emif big endian mode correctness Emif Data Lines Pins Where Data PresentED3124 BE3 ED2316 BE2 ED158 BE1 ED70 BE0 Reset Bootmode Recommended operating conditions‡ MIN NOM MAX UnitIOH IOZ Parameter Test Conditions MIN TYP MAX Unit Output Under Test Signal transition levelsParameter Measurement Information Tester Pin Electronics = 0.3 tcmax† VIL max VUS max Ground AC transient rise/fall time specifications Timing parameters and board routing analysis Control Signals † Output from DSP Board-Level Timings Example see FigureOutput from DSP See Figure PLL Mode Bypass Mode UnitInput and Output Clocks Timing requirements for Clkin †‡§ GDPA-167 ParameterClkin CLKOUT3 −250 Timing requirements for ECLKIN† see FigureGDPA-167 ZDPA−167 −200 Are Asynchronous Memory TimingTiming requirements for asynchronous memory cycles†‡§ See −Figure AWE/SDWE/SSWE † Ardy Setup = Strobe = Not ReadyCEx BE30 EA212 Address ED310 Read Data AOE/SDRAS/SSOE † Setup = Strobe = Not Ready Hold = CEx BE30 EA212AOE/SDRAS/SSOE † ARE/SDCAS/SSADS † AWE/SDWE/SSWE † Ardy Timing requirements for synchronous-burst Sram cycles† SYNCHRONOUS-BURST Memory Timing ARE/SDCAS/SSADS† AOE/SDRAS/SSOE† AWE/SDWE/SSWE† CEx BE30BE1 BE2 BE3 BE4 EA212 ED310 Timing requirements for synchronous Dram cycles† see Figure Synchronous Dram Timing Read Eclkout EA2113 Bank EA112 Column EA12 ED310AOE/SDRAS/SSOE † ARE/SDCAS/SSADS† AWE/SDWE/SSWE† AOE/SDRAS/SSOE † ARE/SDCAS/SSADS † AWE/SDWE/SSWE † Write EclkoutEA2113 EA12 ED310 Dcab Eclkout Actv EclkoutCEx BE30 EA2113 Bank Activate EA112 Row Address EA12 ED310 AOE/SDRAS/SSOE† ARE/SDCAS/SSADS† AWE/SDWE/SSWE† CEx BE30 EA212 EA12 ED310 Deac EclkoutCEx BE30 EA2113 Bank EA112 EA12 ED310 Refr Eclkout CEx BE30 EA212 MRS value ED310 MRS Eclkout HOLD/HOLDA Timing Timing requirements for See Figure HOLD/HOLDA cycles†Hold Holda Eclkout Busreq Busreq Timing Reset Timing Timing requirements for reset†‡ see FigureCLKMODE0 = Phase Clkin Eclkin ResetEmif Z Group† Emif Low Group† Group 2† Boot and Device External Interrupt Timing Timing requirements for external interrupts† see FigureEXTINT, NMI Hstrobe Hrdy HOST-PORT Interface TimingGDPA−167 Hstrobe HCS Hrdy HR/W Hhwil Hstrobe ‡ HCS HasHR/W Hhwil Hstrobe † HCS Has † HD150 input 1st halfword 2nd halfword HrdyHD150 input 1st half-word 2nd half-word −1 ¶ Multichannel Buffered Serial Port Timing Clkx Clks ClkrFSR int Bitn-1 Master Slave MIN MAX Timing requirements for FSR when Gsync = 1 see FigureClks FSR external CLKR/X no need to resync CLKR/X needs resync MASTER§ Slave MIN Clkx FSXBit Bitn-1 MASTER§ Slave MIN MAX GDPA-167 McBSP Timing as SPI Master or Slave Clkstp = 10b, Clkxp = McBSP Timing as SPI Master or Slave Clkstp = 11b, Clkxp = Timer Timing Timing requirements for timer inputs†TINPx TOUTx GENERAL-PURPOSE INPUT/OUTPUT Gpio Port Timing Timing requirements for Gpio inputs†‡GPIx GPOx TCK TDO TDI/TMS/TRST DTCKL-TDOV Delay time, TCK low to TDO validJtag TEST-PORT Timing Timing requirements for Jtag test port see Figure Mechanical Data Package thermal resistance characteristicsThermal resistance characteristics S-PBGA package for GDP Thermal resistance characteristics S-PBGA package for ZDP Qty Orderable Device Status Package Pins Package Eco PlanPackaging Information MSL Peak Temp Seating Plane 4204396/A 04/02 GDP S-PBGA-N272 Seating Plane 4204398/A 04/02 ZDP S-PBGA-N272 Important Notice

SPRS292A − OCTOBER 2005 − REVISED NOVEMBER 2005

SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)

CEx

BE[3:0]

BE1

BE2

BE3

BE4

EA[21:2]

ED[31:0]

ARE/SDCAS/SSADS†

AOE/SDRAS/SSOE†

AWE/SDWE/SSWE†

Figure 29. SBSRAM Read Timing

BE2

BE3

ARE/SDCAS/SSADS†

AOE/SDRAS/SSOE†

AWE/SDWE/SSWE†

Figure 30. SBSRAM Write Timing